STM32F373VC datasheet(27/137 Pages) STMICROELECTRONICS

27 / 137 page

DocID022691 Rev 7

27/137

STM32F373xx

Functional overview

3.21

Serial peripheral interface (SPI)/Inter-integrated sound

interfaces (I2S)

Three SPIs are able to communicate at up to 18 Mbits/s in slave and master modes in full-

duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode

frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC

generation/verification supports basic SD Card/MMC modes.

The SPIs can be served by the DMA controller.

Three standard I2S interfaces (multiplexed with SPI1, SPI2 and SPI3) are available, that can

be operated in master or slave mode. These interfaces can be configured to operate with

16/32 bit resolution, as input or output channels. Audio sampling frequencies from 8 kHz up

to 192 kHz are supported. When either or both of the I2S interfaces is/are configured in

master mode, the master clock can be output to the external DAC/CODEC at 256 times the

sampling frequency. All I2S interfaces can operate in half-duplex mode only.

Refer to Table 9 for the features between SPI1, SPI2 and SPI3.

3.22

High-definition multimedia interface (HDMI) - consumer

electronics control (CEC)

The device embeds a HDMI-CEC controller that provides hardware support for the

Consumer Electronics Control (CEC) protocol (Supplement 1 to the HDMI standard).

This protocol provides high-level control functions between all audiovisual products in an

environment. It is specified to operate at low speeds with minimum processing and memory

overhead. It has a clock domain independent from the CPU clock, allowing the HDMI_CEC

controller to wakeup the MCU from Stop mode on data reception.

3.23

Controller area network (CAN)

The CAN is compliant with specifications 2.0A and B (active) with a bit rate up to 1 Mbit/s. It

can receive and transmit standard frames with 11-bit identifiers as well as extended frames

with 29-bit identifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages and

14 scalable filter banks.

Table 9. STM32F373xx SPI/I2S implementation

SPI features(1)

1. X = supported.

SPI1

SPI2

SPI3

Hardware CRC calculation

Rx/Tx FIFO

NSS pulse mode

I2S mode

XXX

TI mode

XXX

I2S full-duplex mode

STM32F373VC 数据表(PDF) 27 Page - STMicroelectronics

STM32F373VC 数据表(HTML) 27 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载