数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADN8834ACPZ-R2 数据表(PDF) 22 Page - Analog Devices

部件名 ADN8834ACPZ-R2
功能描述  Ultracompact, 1.5 A Thermoelectric Cooler (TEC) Controller
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADN8834ACPZ-R2 数据表(HTML) 22 Page - Analog Devices

Back Button ADN8834ACPZ-R2 Datasheet HTML 18Page - Analog Devices ADN8834ACPZ-R2 Datasheet HTML 19Page - Analog Devices ADN8834ACPZ-R2 Datasheet HTML 20Page - Analog Devices ADN8834ACPZ-R2 Datasheet HTML 21Page - Analog Devices ADN8834ACPZ-R2 Datasheet HTML 22Page - Analog Devices ADN8834ACPZ-R2 Datasheet HTML 23Page - Analog Devices ADN8834ACPZ-R2 Datasheet HTML 24Page - Analog Devices ADN8834ACPZ-R2 Datasheet HTML 25Page - Analog Devices ADN8834ACPZ-R2 Datasheet HTML 26Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 27 page
background image
ADN8834
Data Sheet
Rev. B | Page 22 of 27
Switching Loss (PSW)
Switching losses are associated with the current drawn by the
controller to turn the power devices on and off at the switching
frequency. Each time a power device gate is turned on or off,
the controller transfers a charge from the input supply to the
gate, and then from the gate to ground. Use the following
equation to estimate the switching loss:
PSW = (CGATE_HS + CGATE_LS) × VIN2 × fSW
where:
CGATE_HS is the gate capacitance of the high-side MOSFET.
CGATE_LS is the gate capacitance of the low-side MOSFET.
fSW is the switching frequency.
For the ADN8834, the total of (CGATE_HS + CGATE_LS) is
approximately 1 nF.
Transition Loss (PTRAN)
Transition losses occur because the high-side MOSFET cannot
turn on or off instantaneously. During a switch node transition,
the MOSFET provides all the inductor current. The source-to-
drain voltage of the MOSFET is half the input voltage, resulting
in power loss. Transition losses increase with both load and input
voltage and occur twice for each switching cycle.
Use the following equation to estimate the transition loss:
PTRAN = 0.5 × VIN × IOUT × (tR + tF) × fSW
where:
tR is the rise time of the switch node.
tF is the fall time of the switch node.
For the ADN8834, tR and tF are both approximately 1 ns.
Linear Regulator Power Dissipation
The power dissipation of the linear regulator is given by the
following equation:
PLINEAR = [(VIN − VOUT) × IOUT] + (VIN × IGND)
where:
VIN and VOUT are the input and output voltages of the linear
regulator.
IOUT is the load current of the linear regulator.
IGND is the ground current of the linear regulator.
Power dissipation due to the ground current is generally small
and can be ignored for the purposes of this calculation.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com