| 数据搜索系统,热门电子元器件搜索 |
|
ADE7912 数据表(PDF) 26 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADE7912 数据表(HTML) 26 Page - Analog Devices |
|
26 / 41 page ![]() ADE7912/ADE7913 Data Sheet Rev. C | Page 26 of 41 SPI-COMPATIBLE INTERFACE The SPI of the ADE7912/ADE7913 is the slave of the communi- cation and consists of four pins: SCLK, MOSI, MISO, and CS. The serial clock for a data transfer is applied at the SCLK logic input. All data transfer operations synchronize to the serial clock. Data shifts into the ADE7912/ADE7913 at the MOSI logic input on the falling edge of SCLK, and the ADE7912/ ADE7913 sample the data on the rising edge of SCLK. Data shifts out of the ADE7912/ADE7913 at the MISO logic output on the falling edge of SCLK and can be sampled by the master device on the rising edge of SCLK. The most significant bit of the word is shifted in and out first. The maximum and minimum serial clock frequencies supported by this interface are 5.6 MHz and 250 kHz, respectively. MISO stays in high impedance when no data is transmitted from the ADE7912/ADE7913. At power-up or during hardware or software reset, the micro- controller reads the STATUS0 register to detect when Bit 0 (RESET_ON) clears to 0. Pull the MISO pin high using a 10 kΩ resistor to ensure the moment when RESET_ON bit becomes 0 is identified. See Figure 38 for details of the connections between the SPI ports of three ADE7912/ADE7913 devices and a microcontroller containing an SPI interface. The CS logic input is the chip select input. Drive the CS input low for the entire data transfer operation. Bringing CS high during a data transfer operation leaves the ADE7912/ADE7913 register that is the object of the data transfer unaffected, but aborts the transfer and places the serial bus in a high impedance state. A new transfer can then be initiated by returning the CS logic input to low. 0 7 6 1 0 REGISTER VALUE SCLK MOSI CS MISO 1 0 ADDR[4:0] Figure 40. SPI Read Operation of an 8-Bit Register SCLK MOSI CS MISO 1 0 0 0 0 0 0 0 IWV CNT_SNAPSHOT 23 0 15 0 Figure 41. SPI Read Operation in Burst Mode SCLK MOSI CS 7 6 1 0 REGISTER VALUE 0 0 0 ADDR[4:0] Figure 42. SPI Write Operation |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |