数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TDA4VL...ALZQ1 数据表(PDF) 204 Page - Texas Instruments

部件名 TDA4VL...ALZQ1
功能描述  TDA4VE TDA4AL TDA4VL Jacinto™ Processors, Silicon Revision 1.0
PDF  251 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TDA4VL...ALZQ1 数据表(HTML) 204 Page - Texas Instruments

Back Button TDA4VL...ALZQ1 Datasheet HTML 200Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 201Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 202Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 203Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 204Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 205Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 206Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 207Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 208Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 204 / 251 page
background image
Table 7-57. MMC0 DLL Delay Mapping for All Timing Modes (continued)
REGISTER NAME
MMCSD0_SS_PHY_CTRL_4_REG
MMCSD0_SS_PHY_CTRL_5_REG
BIT FIELD
[31:24]
[20]
[15:12]
[8]
[4:0]
[17:16]
[10:8]
[2:0]
BIT FIELD NAME
STRBSEL
OTAPDLYENA
OTAPDLYSEL
ITAPDLYENA
ITAPDLYSEL
SELDLYTXCLK
SELDLYRXCLK
FRQSEL
CLKBUFSEL
MODE
DESCRIPTION
STROBE
DELAY
OUTPUT
DELAY
ENABLE
OUTPUT
DELAY
VALUE
INPUT
DELAY
ENABLE
INPUT
DELAY
VALUE
DLL/
DELAY CHAIN
SELECT
DLL REF
FREQUENCY
DELAY
BUFFER
DURATION
High
Speed
DDR
8-bit PHY
operating 1.8 V,
50 MHz
0x0
0x1
0x6
0x1
Tuning
0x0
0x4
0x7
HS200
8-bit PHY
operating 1.8 V,
200 MHz
0x0
0x1
0x8
0x1
Tuning
0x0
0x0
0x7
HS400
8-bit PHY
operating 1.8 V,
200 MHz
0x66
0x1
0x5
0x1
Tuning
0x0
0x0
0x7
Table 7-58 presents timing conditions for MMC0.
Table 7-58. MMC0 Timing Conditions
PARAMETER
MIN
MAX UNIT
INPUT CONDITIONS
SRI
Input slew rate
Legacy SDR
0.14
1.44
V/ns
High Speed SDR
0.3
0.90
V/ns
High Speed DDR (CMD)
0.3
0.90
V/ns
High Speed DDR (DAT[7:0])
0.45
0.90
V/ns
OUTPUT CONDITIONS
CL
Output load capacitance
HS200, HS400
1
6
pF
All other modes
1
12
pF
PCB CONNECTIVITY REQUIREMENTS
td(Trace Delay)
Propagation delay of each trace
All modes
134
756
ps
td(Trace Mismatch
Delay)
Propagation delay mismatch across all
traces
Legacy SDR, High Speed SDR,
High Speed DDR
100
ps
HS200, HS400
8
ps
TDA4VE-Q1, TDA4AL-Q1, TDA4VL-Q1
SPRSP62 – DECEMBER 2022
www.ti.com
204
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated
Product Folder Links: TDA4VE-Q1 TDA4AL-Q1 TDA4VL-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com