数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9511/PCB 数据表(PDF) 46 Page - Analog Devices

部件名 AD9511/PCB
功能描述  1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Five Outputs
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9511/PCB 数据表(HTML) 46 Page - Analog Devices

Back Button AD9511/PCB Datasheet HTML 42Page - Analog Devices AD9511/PCB Datasheet HTML 43Page - Analog Devices AD9511/PCB Datasheet HTML 44Page - Analog Devices AD9511/PCB Datasheet HTML 45Page - Analog Devices AD9511/PCB Datasheet HTML 46Page - Analog Devices AD9511/PCB Datasheet HTML 47Page - Analog Devices AD9511/PCB Datasheet HTML 48Page - Analog Devices AD9511/PCB Datasheet HTML 49Page - Analog Devices AD9511/PCB Datasheet HTML 50Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 60 page
background image
AD9511
Rev. A | Page 46 of 60
Addr
(Hex)
Parameter
Bit 7 (MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
(LSB)
Def.
Value
(Hex)
Notes
OUTPUTS
3D
LVPECL OUT0
Not Used
Output Level
<3:2>
Power-Down <1:0>
08
ON
3E
LVPECL OUT1
Not Used
Output Level
<3:2>
Power-Down <1:0>
08
ON
3F
LVPECL OUT2
Not Used
Output Level
<3:2>
Power-Down <1:0>
08
ON
40
LVDS_CMOS
OUT 3
Not Used
CMOS
Inverted
Driver On
Logic
Select
Output Level
<2:1>
Output
Power
02
LVDS, ON
41
LVDS_CMOS
OUT 4
Not Used
CMOS
Inverted
Driver On
Logic
Select
Output Level
<2:1>
Output
Power
02
LVDS, ON
42,
43,
44
Not Used
CLK1 AND
CLK2
Input
Receivers
45
Clocks Select,
Power-Down
(PD) Options
Not Used
CLKs in
PD
REFIN PD
CLK
to
PLL
PD
CLK2
PD
CLK1
PD
Select
CLK IN
01
All Clocks
ON, Select
CLK1
46,
47,
48, 49
Not Used
DIVIDERS
4A
Divider 0
Low Cycles <7:4>
High Cycles <3:0>
00
Divide by 2
4B
Divider 0
Bypass
No
Sync
Force
Start H/L
Phase Offset <3:0>
00
Phase = 0
4C
Divider 1
Low Cycles <7:4>
High Cycles <3:0>
11
Divide by 4
4D
Divider 1
Bypass
No
Sync
Force
Start H/L
Phase Offset <3:0>
00
Phase = 0
4E
Divider 2
Low Cycles <7:4>
High Cycles <3:0>
33
Divide by 8
4F
Divider 2
Bypass
No
Sync
Force
Start H/L
Phase Offset <3:0>
00
Phase = 0
50
Divider 3
Low Cycles <7:4>
High Cycles <3:0>
00
Divide by 2
51
Divider 3
Bypass
No
Sync
Force
Start H/L
Phase Offset <3:0>
00
Phase = 0
52
Divider 4
Low Cycles <7:4>
High Cycles <3:0>
11
Divide by 4
53
Divider 4
Bypass
No
Sync
Force
Start H/L
Phase Offset <3:0>
00
Phase = 0
54,
55,
56,
57
Not Used
FUNCTION
58
FUNCTION
Pin and Sync
Not
Used
Set FUNCTION Pin
PD Sync
PD All
Ref
Sync
Reg
Sync
Select
Sync
Enable
00
FUNCTION
Pin =
RESETB
59
Not Used
5A
Update
Registers
Not Used
Update
Registers
00
Self-
Clearing
Bit
END



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com