DP83255AVF datasheet(63/96 Pages) NSC

63 / 96 page

60 Pin Descriptions (Continued)

MISCELLANOUS INTERFACE

The Miscellaneous Interface consists of a reset signal user definable sense signals user definable enable signals Cascaded

PLAYER devices synchronization signals ground signals and power signals

Symbol

Pin No

Description

RST

Reset

An active low TTL input signal which clears all registers The signal

must be kept asserted for a minimum of 160 ns

Once the RST signal is asserted the PLAYER device should be allowed 960

ns to reset internal logic Note that bit zero of the Mode Register will be set to

zero (ie Stop Mode) See Section 42 Stop Mode of Operation for more

information

SP0

User Definable Sense Pin 0

A TTL input signal from a user defined source

Bit zero (Sense Bit 0) of the User Definable Register (UDR) will be set to one

if the signal is asserted for a minimum of 160 ns

Once the asserted signal is latched Sense Bit 0 can only be cleared through

the Control Bus Interface even if the signal is deasserted This ensures that

the Control Bus Interface will record the source of events which can cause

interrupts

SP1

User Definable Sense Pin 1

A TTL input signal from a user defined source

Bit one (Sense Bit 1) of the User Definable Register (UDR) will be set to one if

the signal is asserted for a minimum of 160 ns

Once the asserted signal is latched Sense Bit 1 can only be cleared through

the Control Bus Interface even if the signal is deasserted This ensures that

the Control Bus Interface will record the source of events which can cause

interrupts

EP0

User Definable Enable Pin 0

A TTL output signal allowing control of

external logic through the CBUS Interface EP0 is asserteddeasserted

through bit two (Enable Bit 0) of the User Definable Register (UDR) When

Enable Bit 0 is set to zero EP0 is deasserted When Enable Bit 0 is set to

one EP0 is asserted

EP1

User Definable Enable Pin 1

A TTL output signal allowing control of

external logic through the CBUS Interface EP1 is asserteddeasserted

through bit two (Enable Bit 1) of the User Definable Register (UDR) When

Enable Bit 1 is set to zero EP1 is deasserted When Enable Bit 1 is set to

one EP1 is asserted

Cascade Start

A TTL input signal used to synchronize cascaded PLAYER

devices in point-to-point applications

The signal is asserted when all of the cascaded PLAYER devices have the

Cascade Mode (CM) bit of Mode Register (MR) set to one and all of the

Cascade Ready pins of the cascaded PLAYER devices have been released

For further information refer to Section 44 Cascade Mode of Operation

Cascade Ready

An Open Drain output signal used to synchronize cascaded

PLAYER devices in point-to-point applications

The signal is released (ie an Open Drain line is released) when all the

cascaded PLAYER devices have the Cascade Mode (CM) bit of the Mode

For further information refer to Section 44 Cascade Mode of Operation

DP83255AVF 数据表(PDF) 63 Page - National Semiconductor (TI)

DP83255AVF 数据表(HTML) 63 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

数据表下载