| 数据搜索系统,热门电子元器件搜索 |
|
DP83255AVF 数据表(PDF) 74 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
DP83255AVF 数据表(HTML) 74 Page - National Semiconductor (TI) |
|
74 / 96 page ![]() 60 Pin Descriptions (Continued) CLOCK INTERFACE The Clock Interface consists of 125 MHz and 125 MHz clocks used by the PLAYER device The clocks are generated by either the Clock Distribution Device or Clock Recovery Device Symbol Pin No IO Description LBC 87 I Local Byte Clock A TTL 125 MHz 50% duty cycle input clock from the Clock Distribution Device The Local Byte Clock is used by the PLAYER device’s internal CMOS logic and to latch incomingoutgoing data of the Control Bus Interface Port A Interface Port B Interface and other miscellaneous IOs RXCa 60 I Receive Bit Clock Differential 100k ECL 125 MHz clock input signals from the Clock Recovery Device The Receive Bit Clock is used by the Serial Interface to latch the RXCb 61 Receive Data (RXDg) TXCa 72 I Transmit Bit Clock Differential 100k ECL 125 MHz clock input signals from the Clock Distribution Device The Transmit Bit Clock is used by the Serial Interface to latch the TXCb 73 Transmit Data (TXDg) TBCa 75 I Transmit Byte Clock Differental 100k ECL 125 MHz clock input signals from the Clock Distribution Device The Transmit Byte Clock is used by the PLAYER device’s TBCb 76 internal Shift Register Block 74 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |