AD5667-RBRMZ-2 datasheet(7/30 Pages) AD

部件名	AD5667-RBRMZ-2

功能描述	Dual, 12-/14-/16-Bit nanoDACs with 5ppm/C On-Chip Ref, I2C Interface

PDF	30 Pages

Scroll/Zoom	100%

制造商	AD [Analog Devices]

网页	http://www.analog.com

标志

7 / 30 page

Preliminary Technical Data

AD5627R/AD5647R/AD5667R, AD5627/AD5667

Rev. PrA. | Page 7 of 30

Limit at TMIN, TMAX

Parameter

Conditions2

Min

Max

Unit

Description

t12

Standard mode

300

tFCL, fall time of SCL signal

Fast mode

300

High speed mode, CB = 100 pF

High speed mode, CB = 400 pF

tSP4

Fast mode

Pulse width of spike suppressed

High speed mode

1See Figure 2. High speed mode timing specification applies only to the AD5627BRUZ-2 and AD5667BRUZ-2.

2CB refers to the capacitance on the bus line.

3The SDA and SCL timing is measured with the input filters enabled. Switching off the input filters improves the transfer rate but has a negative effect on EMC behavior

of the part.

4 Input filtering on the SCL and SDA inputs suppress noise spikes that are less than 50 ns for fast mode or 10 ns for high speed mode.

Figure 2. 2-Wire Serial Interface Timing Diagram

AD5667-RBRMZ-2 数据表(PDF) 7 Page - Analog Devices

AD5667-RBRMZ-2 数据表(HTML) 7 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

数据表下载