| 数据搜索系统,热门电子元器件搜索 |
|
TAS5036APFCRG4 数据表(PDF) 34 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TAS5036APFCRG4 数据表(HTML) 34 Page - Texas Instruments |
|
34 / 62 page ![]() Serial Control Interface Register Definitions 28 SLES061B—November 2002—Revised January 2004 TAS5036A 3.6 Automute Delay Register (0x05) Table 3−7. Automute Delay Register D7 D6 D5 D4 D3 D2 D1 D0 FUNCTION 0 0 0 0 - - - - Reserved - - - - 0 0 0 0 Set automute delay at 5 ms - - - - 0 0 0 1 Set automute delay at 10 ms - - - - 0 0 1 0 Set automute delay at 15 ms - - - - 0 0 1 1 Set automute delay at 20 ms - - - - 0 1 0 0 Set automute delay at 25 ms - - - - 0 1 0 1 Set automute delay at 30 ms - - - - 0 1 1 0 Set automute delay at 35 ms - - - - 0 1 1 1 Set automute delay at 40 ms - - - - 1 - - 0 Set automute delay at 45 ms - - - - 1 - - 1 Set automute delay at 50 ms 3.7 DC-Offset Control Registers (0x06−0x0B) Channels 1, 2, 3, 4, 5, and 6 are mapped into (0x06, 0x07, 0x08, 0x09, 0x0A, and 0x0B). Table 3−8. DC-Offset Control Registers D7 D6 D5 D4 D3 D2 D1 D0 FUNCTION 1 0 0 0 0 0 0 0 Maximum correction for positive dc offset (–1.56% FS) 0 0 0 0 0 0 0 0 No dc-offset correction 0 1 1 1 1 1 1 1 Maximum correction for negative dc offset (1.56% FS) 3.8 Interchannel Delay Registers (0x0C−0x11) Channels 1, 2, 3, 4, 5, and 6 are mapped into (0x0C, 0x0D, 0x0E, 0x0F, 0x10, and 0x11). The first channel delay is set at 0. Each subsequent channel has a default value that is 76 DCLKs larger than the preceding channel. Table 3−9. Six Interchannel Delay Registers D7 D6 D5 D4 D3 D2 D1 D0 FUNCTION 0 0 0 0 0 0 0 0 Minimum absolute delay, 0 DCLK cycles, default for channel 1 0 1 0 0 1 1 0 0 Default for channel 2 1 0 0 1 1 0 0 0 Default for channel 3 1 1 1 0 0 1 0 0 Default for channel 4 0 0 1 1 0 0 0 0 Default for channel 5 0 1 1 1 1 1 0 0 Default for channel 6 1 1 1 1 1 1 1 1 Maximum absolute delay, 255 DCLK cycles 3.9 ABD Delay Register (0x12) Table 3−10. ABD Delay Register D7 D6 D5 D4 D3 D2 D1 D0 FUNCTION 0 0 0 - - - - - Reserved - - - 0 0 0 0 0 Minimum ABD delay, 0 DLCK cycles - - - 1 0 0 0 1 Default ABD delay, 17 DLCK cycles - - - 1 1 1 1 1 Maximum ABD delay, 31 DLCK cycles |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |