数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TAS5036APFCRG4 数据表(PDF) 40 Page - Texas Instruments

部件名 TAS5036APFCRG4
功能描述  Six Channel Digital Audio PWM Processor
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TAS5036APFCRG4 数据表(HTML) 40 Page - Texas Instruments

Back Button TAS5036APFCRG4 Datasheet HTML 36Page - Texas Instruments TAS5036APFCRG4 Datasheet HTML 37Page - Texas Instruments TAS5036APFCRG4 Datasheet HTML 38Page - Texas Instruments TAS5036APFCRG4 Datasheet HTML 39Page - Texas Instruments TAS5036APFCRG4 Datasheet HTML 40Page - Texas Instruments TAS5036APFCRG4 Datasheet HTML 41Page - Texas Instruments TAS5036APFCRG4 Datasheet HTML 42Page - Texas Instruments TAS5036APFCRG4 Datasheet HTML 43Page - Texas Instruments TAS5036APFCRG4 Datasheet HTML 44Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 62 page
background image
System Procedures for Initialization, Changing Data Rates, and Switching Between Master and Slave Modes
34
SLES061B—November 2002—Revised January 2004
TAS5036A
Figure 4−5 shows the procedure to change the data rate using the DBSPD terminal and then restore the
register settings. In this example, the ERR_RCVRY terminal is used to hold off system re-initialization after
RESET is released. This permits the system controller to have as much additional time as necessary to restore
the register settings.
Once the data rate is set, the ERR_RCVRY and MUTE terminal signals are set high and the system
re-initializes.
MCLK
MUTE
Terminal
ERR_RCVRY
Terminal
Change from a 96-kHz data rate
MCLK_IN = 24.576 MHz
Clock unstable during transition.
HIGH and LOW intervals < 20 ns
Change to a 48-kHz data rate
MCLK_IN = 12.288 MHz
Volume Ramp
Up 120 ms
Volume Ramp
Down 60 ms
ERR_RCVRY can be set at
any time within this interval
Wait a minimum of 100
µs after the
LOW to HIGH transition of RESET
Release ERR_RCVRY and
then MUTE when I2C
registers are programmed
> 5 ms
RESET
Terminal
DBSPD
Terminal
< 2 ms
Wait a minimum of
100
µs to set DBSPD
Restore register
settings via I2C
Figure 4−5. Changing the Data Sample Rate With an Unstable MCLK_IN Using the DBSPD Terminal
Because this sequence employs the RESET terminal, the internal register settings are set to the default
values.
Figure 4−6 shows the procedure to change the data rate using register 0x02 D7 and D6 and then restore the
other register settings. In this example, the ERR_RCVRY terminal is used to hold off system re-initialization
after RESET is released. This permits the system controller to have as much additional time as necessary to
restore the register settings.
Once the data rate is set, the ERR_RCVRY and MUTE terminal signals are set high and the system
re-initializes.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com