TAS5036APFCRG4 datasheet(22/62 Pages) TI

22 / 62 page

Architecture Overview

SLES061B—November 2002—Revised January 2004

TAS5036A

Table 2−6. Device Outputs During Reset

SIGNAL

MODE

SIGNAL STATE

Valid 1−Valid 6

All

Low

PWM_P outputs

All

Low

PWM_M outputs

All

Low

MCLK_OUT

All

Low

SCLK

Master

Low

SCLK

Slave

Signal input

LRCLK

Master

Low

LRCLK

Slave

Signal input

SDA

All

Signal input

CLIP

All

High

Because the RESET is an asynchronous control signal, small clicks and pops can be produced during the

application (the leading edge) of this control. However, when RESET is released, the transition from the hard

mute state back to normal operation is performed synchronously using a quiet sequence.

If a completely quiet reset sequence is desired, MUTE should be applied before applying RESET.

Table 2−7. Values Set During Reset

CONTROL

SETTING

Volume

0 dB

MCLK_IN frequency

256

Master/slave mode

M_S terminal state

Automute

Enabled

De-emphasis

None

DC offset

Interchannel delay

Each channel is set to default value

2.2.2 Power Down—PDN

The TAS5036A can be placed into the power-down mode by holding the PDN terminal low. When the

power-down mode is entered, both the PLL and the oscillator are shut down. Volume is immediately set to full

attenuation (there is no ramp down). The valid 1−6 outputs are immediately asserted low and the PWM outputs

are placed in the hard mute state. PDN initiates device power down without clock inputs. As long as the PDN

terminal is held low, the device is in the power-down (hard mute) state.

During power down, all I2C and serial data bus operations are ignored. Table 2−8 shows the device output

signals while PDN is active.

Table 2−8. Device Outputs During Power Down

SIGNAL

MODE

SIGNAL STATE

Valid 1−Valid 6

All

Low

PWM_P outputs

All

Low

PWM_M outputs

All

Low

MCLK_OUT

All

Low

SCLK

Master

Low

SCLK

Slave

Signal input

LRCLK

Master

Low

LRCLK

Slave

Signal input

SDA

All

Signal input

CLIP

All

High

To place the device in total power-down mode, both RESET and power-down modes must be enabled. Prior

to bringing PDN high, RESET must be brought low for a minimum of 50 ns.

TAS5036APFCRG4 数据表(PDF) 22 Page - Texas Instruments

TAS5036APFCRG4 数据表(HTML) 22 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

数据表下载

链接网址

TAS5036APFCRG4 数据表(PDF) 22 Page - Texas Instruments

TAS5036APFCRG4 数据表(HTML) 22 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

数据表 下载

链接网址

数据表下载