TAS5036APFCRG4 datasheet(14/62 Pages) TI

14 / 62 page

Architecture Overview

SLES061B—November 2002—Revised January 2004

TAS5036A

If the master clock input can encounter high clock or low clock period of less than 20 ns while the data rates

are changing, then RESET should be applied during this time. There are two recommended control

procedures for this case, depending upon whether the DBSPD terminal or the serial control interface is used.

These control sequences are shown in Section 4.

Table 2−1. Normal-Speed, Double-Speed, and Quad-Speed Operation

QUAD-SPEED CONTROL

DBSPD TERMINAL OR

CONTROL REGISTER BIT

MODE

SPEED SELECTION

Master or slave

Normal speed

Master or slave

Double speed

Master or slave

Quad speed

Slave

Quad speed if MCLK_IN = 128Fs

Master or slave

Error

2.1.2 Clock Master/Slave Mode (M_S)

Clock master and slave mode can be invoked using the M_S (master slave) terminal.

This terminal specifies the default mode that is set immediately following a device RESET. The serial data

interface setting permits the clock generation mode to be changed during normal operation.

The transition to master mode occurs following a RESET when M_S terminal has a logic high applied.

The transition to slave mode occurs following a RESET when M_S terminal has a logic low applied.

2.1.3 Clock Master Mode

When M_S = 1 following a RESET, the TAS5036A provides the master clock, SCLK, and LRCLK to the rest

of the system. In the master mode, the TAS5036A outputs the audio system clocks MCLK_OUT, SCLK, and

LRCLK.

The TAS5036A device generates these clocks plus its internal clocks from the internal phase-locked loop

(PLL). The reference clock for the PLL can be provided by either an external clock source (attached to

XTAL_IN) or a crystal (connected across terminals XTAL_IN and XTAL_OUT). The external source attached

to MCLK_IN is 256 times (128 in quad mode) the data sample rate (Fs). The SCLK frequency is 64 times the

data sample rate and the SCLK frequency of 48 times the data sample rate is not supported in the master

mode. The LRCLK frequency is the data sample rate.

TAS5036APFCRG4 数据表(PDF) 14 Page - Texas Instruments

TAS5036APFCRG4 数据表(HTML) 14 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

数据表下载

链接网址

TAS5036APFCRG4 数据表(PDF) 14 Page - Texas Instruments

TAS5036APFCRG4 数据表(HTML) 14 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

数据表 下载

链接网址

数据表下载