TAS5036APFCRG4 datasheet(17/62 Pages) TI

17 / 62 page

Architecture Overview

SLES061B—November 2002—Revised January 2004

TAS5036A

2.1.6 DCLK

DCLK is the internal high-frequency clock that is produced by the PLL circuitry from MCLK. The TAS5036A

uses the DCLK to control all internal operations. DCLK is 8 times the speed of MCLK in normal speed mode,

4 times MCLK in double speed, and 2 times MCLK in quad speed. With respect to the I2C addressable

registers, DCLK clock cycles are used to specify interchannel delay and to detect when the MCLK frequency

is drifting. Table 2−4 DCLK shows the relationship between sample rate, MCLK, and DCLK.

Table 2−4. DCLK

(kHz)

MCLK

(MHz)

DCLK

(MHz)

DCLK Period

(ns)

8.1920

65.5360

15.3

44.1

11.2896

90.3168

11.1

12.2880

98.3040

10.2

22.5280

90.1120

11.1

24.5760

98.3040

10.2

192

49.1520

98.3040

10.2

2.1.7 Serial Data Interface

The TAS5036A operates as a slave only/receive only serial data interface in all modes. The TAS5036A has

three PCM serial data interfaces to accept six channels of digital data though the SDIN1, SDIN2, SDIN3 inputs.

The serial audio data is in MSB-first, 2s-complement format.

The serial data interfaces of the TAS5036A can be configured in right-justified, I2S, left-justified, or DSP

modes. This interface supports 32-kHz, 44.1-kHz, 48-kHz, 88-kHz, 96-kHz, 176.4-kHz, and 192-kHz data

sample rates. The serial data interface format is specified using the data interface control register. The

supported word lengths are shown in Table 2−5.

During normal operating conditions if the serial data interface settings change state, an error recovery

sequence is initiated.

Table 2−5. Supported Word Lengths

DATA MODES

WORD

LENGTHS

MOD2

MOD1

MOD0

Right justified, MSB first

I2S

Left justified, MSB first

DSP frame

2.1.7.1

I2S Timing

I2S timing uses LRCLK to define when the data being transmitted is for the left channel or the right channel.

LRCLK is low for the left channel and high for the right channel. A bit clock running at 48 or 64 times Fs is used

to clock in the data. There is a delay of one bit clock from the time the LRCLK signal changes state to the first

bit of data on the data lines. The data is written MSB first and is valid on the rising edge of the bit clock. The

TAS5036A masks unused trailing data bit positions. Master mode only supports a 64 times Fs bit clock.

TAS5036APFCRG4 数据表(PDF) 17 Page - Texas Instruments

TAS5036APFCRG4 数据表(HTML) 17 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

数据表下载

链接网址

TAS5036APFCRG4 数据表(PDF) 17 Page - Texas Instruments

TAS5036APFCRG4 数据表(HTML) 17 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

数据表 下载

链接网址

数据表下载