STA323W datasheet(30/71 Pages) STMICROELECTRONICS

30 / 71 page

STA323W I2C bus specification

STA323W

30/71

STA323W I2C bus specification

The STA323W supports the I2C fast mode (400 Kbit/s) protocol. This protocol defines any

device that sends data on to the bus as a transmitter and any device that reads the data as

a receiver. The device that controls the data transfer is known as the master and the other

as the slave. The master always starts the transfer and provides the serial clock for

synchronization. The STA323W is always a slave device in all of its communications.

6.1

Communication protocol

6.1.1

Data transition or change

Data changes on the SDA line must only occur when the SCL clock is low. SDA transition

while the clock is high is used to identify a START or STOP condition.

6.1.2

Start condition

START is identified by a high to low transition of the data bus SDA signal while the clock

signal SCL is stable in the high state. A START condition must precede any command for

data transfer.

6.1.3

Stop condition

STOP is identified by a low to high transition of the data bus SDA signal while the clock

signal SCL is stable in the high state. A STOP condition terminates communication between

STA323W and the bus master.

6.1.4

Data input

During the data input the STA323W samples the SDA signal on the rising edge of clock

SCL. For correct device operation the SDA signal must be stable during the rising edge of

the clock and the data can change only when the SCL line is low.

6.2

Device addressing

To start communication between the master and the STA323W, the master must initiate with

a START condition. Following this, the master sends 8 bits (MSB first) on the SDA line

corresponding to the device select address and read or write mode.

The 7 most significant bits are the device address identifiers, corresponding to the I2C bus

definition. In the STA323W the I2C interface uses a device address of 0x34 or 0011010x.

The 8th bit (LSB) identifies read or write operation, RW. This bit is set to 1 in read mode and

0 for write mode. After a START condition the STA323W identifies the device address on the

bus. If a match is found, it acknowledges the identification on the SDA bus during the 9th bit

time. The byte following the device identification byte is the internal space address.

STA323W 数据表(PDF) 30 Page - STMicroelectronics

STA323W 数据表(HTML) 30 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

数据表下载