STA323W datasheet(46/71 Pages) STMICROELECTRONICS

46 / 71 page

STA323W

46/71

When ECLE is active, it issues a power device power down signal (EAPD) on clock loss

detection.

EAPD is used to actively power down a connected DDX® power device. This register has to

be written to 1 at start-up to enable the DDX® power device for normal operation.

7.8

Volume control

7.8.1

Master controls

Master mute register (address 0x06)

Master volume register (Address 0x07)

Note:

The value of volume derived from MVOL is dependent on the AMV Auto Mode Volume

settings.

7.8.2

Channel controls

Channel 1 volume (address 0x08)

Table 47.

Auto-EAPD on clock loss enable

Bit

R/W

RST

Name

Description

7R/W

ECLE

0: disabled

1: enabled

Table 48.

External amplifier power down

Bit

R/W

RST

Name

Description

R/W

EAPD

0: external power stage power down active

1: normal operation

MMUTE

MV7

MV6

MV5

MV4

MV3

MV2

MV1

MV0

C1V7

C1V6

C1V5

C1V4

C1V3

C1V2

C1V1

C1V0

110

000

STA323W 数据表(PDF) 46 Page - STMicroelectronics

STA323W 数据表(HTML) 46 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

数据表下载