数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STA323W 数据表(PDF) 39 Page - STMicroelectronics

部件名 STA323W
功能描述  2.1 high efficiency digital audio system
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STA323W 数据表(HTML) 39 Page - STMicroelectronics

Back Button STA323W Datasheet HTML 35Page - STMicroelectronics STA323W Datasheet HTML 36Page - STMicroelectronics STA323W Datasheet HTML 37Page - STMicroelectronics STA323W Datasheet HTML 38Page - STMicroelectronics STA323W Datasheet HTML 39Page - STMicroelectronics STA323W Datasheet HTML 40Page - STMicroelectronics STA323W Datasheet HTML 41Page - STMicroelectronics STA323W Datasheet HTML 42Page - STMicroelectronics STA323W Datasheet HTML 43Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 71 page
background image
STA323W
Register descriptions
39/71
Figure 49.
Serial input and data timing
7.3.1
Delay serial clock enable
g
Each channel received from the I2S can be mapped to any internal processing channel via
the channel input mapping registers. This allows processing flexibility. The default settings of
these registers map each I2S input channel to its corresponding processing channel.
1010
X
Right-justified 18-bit data
1110
X
Right-justified 16-bit data
Table 23.
Serial input data timing characteristics (Fs = 32 to 192 kHz)
Signal
Frequency
BICKI frequency (slave mode)
12.5 MHz max.
BICKI pulse width high (T1) (slave mode)
40 ns min.
BICKI active to LRCKI edge delay (T2)
20 ns min.
BICKI active to LRCKI edge delay (T3)
20 ns min.
SDI valid to BICKI active setup (T4)
20 ns min.
BICKI active to SDI hold time (T5)
20 ns min.
Table 22.
Supported serial audio input formats (continued)
BICKI
SAI (3...0)
SAIFB
Interface format
B
IC
K
I
T
0
T
1
L
R
C
K
I
T
2
T
3
S
D
I
T
4
T
5
Table 24.
Delay serial clock enable
Bit
R/W
RST
Name
Description
5
R/W
0
DSCKE
0: no serial clock delay
1: serial clock delay by 1 core clock cycle to tolerate
anomalies in some I2S master devices
Table 25.
Channel input mapping
Bit
R/W
RST
Name
Description
6R/W
0
C1IM
0: processing channel 1 receives left I2S input
1: processing channel 1 receives right I2S input
7R/W
1
C2IM
0: processing channel 2 receives left I2S input
1: processing channel 2 receives right I2S input



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com