| 数据搜索系统,热门电子元器件搜索 |
|
STA323W 数据表(PDF) 40 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA323W 数据表(HTML) 40 Page - STMicroelectronics |
|
40 / 71 page ![]() Register descriptions STA323W 40/71 7.4 Configuration register C (address 0x02) 7.4.1 DDX® power output mode The DDX® power output mode selects how the DDX® output timing is configured. Different power devices can use different output modes. The recommended use is OM = 10. When OM=11 the CSZ bits determine the size of the DDX® compensating pulse. 7.4.2 DDX® variable compensating pulse size The DDX® variable compensating pulse size is intended to adapt to different power stage ICs. Contact ST for support when using this function. D7 D6 D5 D4 D3 D2 D1 D0 CSZ4 CSZ3 CSZ2 CSZ1 CSZ0 OM1 OM0 100 00 1 0 Table 26. DDX ® power output mode Bit R/W RST Name Description 1...0 R/W 10 OM (1...0) Selects configuration of DDX® output. Table 27. DDX® output modes OM (1,0) Output stage – mode 00 Not used 01 Not used 10 Recommended 11 Variable compensation Table 28. DDX® compensating pulse CSZ (4…0) Compensating pulse size 00000 0 clock period compensating pulse size 00001 1 clock period compensating pulse size …… 10000 16 clock period compensating pulse size …… 11111 31 clock period compensating pulse size |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |