AT89C51AC3-RDTIM datasheet(50/143 Pages) ATMEL

50 / 143 page

AT89C51AC3

4383B–8051–01/05

Figure 27. Hardware Programming Procedure

Reset the Column Latches

An automatic reset of the column latches is performed after a successful Flash

write sequence. User can also reset the column latches manually, for instance

to reload the column latches before writing the Flash. The following procedure is

summarized below.

•

Save and disable the interrupts.

•

Launch the reset by writing the data sequence 56h followed by A6h in FCON

•

Restore the interrupts.

Error Reports

Flash Programming Sequence

Errors

When a wrong sequence is detected, the SEQERR bit in FSTA register is set. Possible

wrong sequence are :

•

MOV FCON, 5xh instruction not immediately followed by a MOV FCON, Ax

instruction.

•

A write Flash sequence is launched while no data were loaded in the column latches

The SEQERR bit can be cleared

•By software

•

By hardware when a correct programming sequence is completed

When multiple pages are written into the Flash, the user should check FSTA for errors

after each write page sequences, not only at the end of the multiple write pages.

Flash Spaces

Programming

Save and Disable IT

EA = 0

Launch Programming

FCON = 54h

FCON = A4h

End Programming

RestoreIT

FBusy

Cleared?

Clear Mode

FCON = 00h

Data Load

DPTR = 00h

ACC = Data

Exec: MOVX @DPTR, A

FCON = 0Ch

Save and Disable IT

EA = 0

End Loading

Restore IT

AT89C51AC3-RDTIM 数据表(PDF) 50 Page - ATMEL Corporation

AT89C51AC3-RDTIM 数据表(HTML) 50 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载