数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCF2103EU/2/F2 数据表(PDF) 26 Page - NXP Semiconductors

部件名 PCF2103EU/2/F2
功能描述  LCD controllers/drivers
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors

PCF2103EU/2/F2 数据表(HTML) 26 Page - NXP Semiconductors

Back Button PCF2103EU/2/F2 Datasheet HTML 22Page - NXP Semiconductors PCF2103EU/2/F2 Datasheet HTML 23Page - NXP Semiconductors PCF2103EU/2/F2 Datasheet HTML 24Page - NXP Semiconductors PCF2103EU/2/F2 Datasheet HTML 25Page - NXP Semiconductors PCF2103EU/2/F2 Datasheet HTML 26Page - NXP Semiconductors PCF2103EU/2/F2 Datasheet HTML 27Page - NXP Semiconductors PCF2103EU/2/F2 Datasheet HTML 28Page - NXP Semiconductors PCF2103EU/2/F2 Datasheet HTML 29Page - NXP Semiconductors PCF2103EU/2/F2 Datasheet HTML 30Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 56 page
background image
1998 May 11
26
Philips Semiconductors
Product specification
LCD controllers/drivers
PCF2103 family
8.12.5
SCREEN CONFIGURATION
The default value for L is logic 0. In the event of L = 0 the
two halves of a split screen are connected in a standard
way i.e. column 1/61, 2/62 to 60/120. In the event of L = 1
the two halves of a split screen are connected in a mirrored
way i.e. column 1/120, 2/119 to 60/61. This allows single
layer PCB or glass layout.
8.12.6
DISPLAY CONFIGURATION
The default value for P and Q is logic 0. P = 1 mirrors the
column data whereas Q = 1 mirrors the row data.
8.12.7
REDUCING CURRENT CONSUMPTION
Reducing current consumption can be achieved by one of
the options mentioned in Table 10.
Table 10 Reducing current consumption
ORIGINAL MODE
ALTERNATIVE MODE
Character mode
icon mode (control bit IM)
Display on
display off (control bit D)
9
INTERFACE TO MICROCONTROLLER
9.1
Parallel interface
The PCF2103 can send data in either two 4-bit operations
or one 8-bit operation and can thus interface to 4-bit or
8-bit microcontrollers.
In 8-bit mode data is transferred as 8-bit bytes using the
8 data lines DB7 to DB0. Three further control lines E, RS
and R/W are required; see Table 1.
In 4-bit mode data is transferred in two cycles of 4 bits
each using pins DB7 to DB4 for transaction. The higher
order bits (corresponding to DB7 to DB4 in 8-bit mode) are
sent in the first cycle and the lower order bits (DB3 to DB0
in 8-bit mode) in the second. Data transfer is complete
after two 4-bit data transfers. Note that two cycles are also
required for the busy flag check. 4-bit operation is selected
by instruction. See Figs 11 to 14 for examples of bus
protocol.
In 4-bit mode pins DB3 to DB0 must be left open-circuit.
They are pulled up to VDD internally.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com