PCF5083HSLASHF2 datasheet(26/136 Pages) PHILIPS

26 / 136 page

1996 Oct 29

Philips Semiconductors

Objective speciﬁcation

GSM signal processing IC

PCF5083

8.3.2.3

Timing Generation

To generate all burst types required to fulfil the GSM timing, it is necessary to combine and/or modify the basic receive

and transmit burst sequences. For this purpose two registers MODE0_REG and MODE1_REG exist, containing some

flags to control the burst timing. Both mode registers and the registers RXSTART_REG, TXSTART_REG and

MONSTART_REG have an additional pipeline stage.The first register stage can be read or written by the SC.

The second stage is used for timing generation. The pipelining operation is performed at QBC = 0 (together with the

frame interrupt generation). Some flags inside the mode registers have a third pipelining stage to allow the generation of

a MON burst which overlaps into the next frame. The System Controller must set up the registers within the frame before

the programmed timing becomes active. Which register MODE0_REG or MODE1_REG is actually used is described in

Table 11. MODE0_REG and MODE1_REG contain identical flags.

Table 11 Mode Registers (MODE0_REG and MODE1_REG)

Table 12 Register selection for the MON burst

BIT

FLAG

DESCRIPTION

USEMODE

MODE_REGx select. If USERMODE = 0; then switch to MODE_REG0 after the next

frame. If USERMODE = 1; then switch to MODE_REG1 after the next frame.

DISFRAMENT

Disable frame interrupt. If DISFRAMENT = 1; then the frame interrupt is disabled.

RXCAL

RX calibration timing. If RXCAL = 1; then the RX calibration timing is generated.

TXLENGTH

burst. If TXLENGTH = 0; then registers TXBURST0_REG and TXKEY0_REG are

used. If TXLENGTH = 1; then registers TXBURST1_REG and TXKEY1_REG are

used.

MONLENGTH1

RXBURSTx_REG select. The state of these two bits determine which RXBURST

MONLENGTH0

RXLENGTH1

RXBURSTx_REG select. The state of these two bits determine which RXBURST

RXLENGTH0

DTX

DTX timing enable. If DTX = 1; then DTX timing is enabled.

SEND

TX burst timing. If SEND = 1; the TX burst timing is generated.

RECON

Receiver start-up. If RECON = 1, the receiver start-up sequence for the MON burst

in the idle frame is generated.

RECMON

MON burst timing. If RECMON = 1; the MON burst timing is generated.

RECTX

Third level measurement. If RECTX = 1; then the MON burst timing during the TX

timeslot for a third level measurements generated.

RECRX

Rx burst timing. If RECRX = 1; the Rx burst timing is generated.

MONLENGTH1

MONLENGTH0

RXBURST0_REG is used.

RXBURST1_REG is used.

RXBURST2_REG is used.

Undeﬁned during a MON burst.

PCF5083H/F2 数据表(PDF) 26 Page - NXP Semiconductors

PCF5083H/F2 数据表(HTML) 26 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载