数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

4LS5K 数据表(PDF) 58 Page - OSRAM GmbH

部件名 4LS5K
功能描述  4LS15K, 4LS10K and 4LS5K Line Scan Sensors
PDF  115 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  OSRAM [OSRAM GmbH]
网页  http://www.osram.com
标志 OSRAM - OSRAM GmbH

4LS5K 数据表(HTML) 58 Page - OSRAM GmbH

Back Button 4LS5K Datasheet HTML 54Page - OSRAM GmbH 4LS5K Datasheet HTML 55Page - OSRAM GmbH 4LS5K Datasheet HTML 56Page - OSRAM GmbH 4LS5K Datasheet HTML 57Page - OSRAM GmbH 4LS5K Datasheet HTML 58Page - OSRAM GmbH 4LS5K Datasheet HTML 59Page - OSRAM GmbH 4LS5K Datasheet HTML 60Page - OSRAM GmbH 4LS5K Datasheet HTML 61Page - OSRAM GmbH 4LS5K Datasheet HTML 62Page - OSRAM GmbH Next Button
Zoom Inzoom in Zoom Outzoom out
 58 / 115 page
background image
Document Feedback
4LS
Digital Interface
Datasheet
• PUBLIC
DS000542
• v3-01 • 2022-Nov-17
114
│ 57
Figure 82:
Write Cycle for Multiple Registers
8.2.3
Reading Operation
The reading operation is performed by sending to read request register (RRQReg - 0x1C) the address
of the register to be read. Notice that the read is an immediate operation and if performed between
write/update requests and the next falling edge of LVAL, the data read is the one before the update
operation. Thus, it is important to read after an update request and wait until the falling edge of next
LVAL signal is sent, otherwise the read back can be invalid. Instead of waiting for the next falling edge
of the LVAL, an update
event can be triggered over the STS1 register by “immediate update” or
“update request”.
With respect to read back of registers from the ADC companding threshold registers and ADC end
range registers, the register update is only performed once the A/D conversion is completed. Thus, if
during the update event (falling edge of LVAL or immediate update request) an A/D conversion is
running, the update of those registers is delayed until the end of the A/D conversion. Read back
should only be performed afterwards.
The output data of the read will be sent on the MISO line with 3 SCLK delay to the last bit from the
address word (MSB first). It is only possible to read one register at a time, but it is possible to perform
consecutive reads from the same segment and register. The raise of N_CS signal can be made right
after the complete read of the last bit and SCLK should be placed on hold.
Figure 83 presents an example for a read operation.
Figure 83:
Read Cycle Over SPI Interface
4 SCLK
N_CS
SCLK
SCLK
MOSI
0XF8
0X10
0XAA
0X11
0X06
0X01
0XF8
0X0F
4 SCLK
4 SCLK
4 SCLK
4 x TSCLK
4 x TSCLK
4 x TSCLK
4 x TSCLK
D7
D6
D5
D4
D3
D2
D1
D0
A7
A6
A5
A4
A3
A2
A1
A0
3 x TSCLK
N_CS
SCLK
SCLK
MOSI
MISO
8 x TSCLK
READ BACK
3 x TSCLK
8 x TSCLK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com