数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

4LS5K 数据表(PDF) 35 Page - OSRAM GmbH

部件名 4LS5K
功能描述  4LS15K, 4LS10K and 4LS5K Line Scan Sensors
PDF  115 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  OSRAM [OSRAM GmbH]
网页  http://www.osram.com
标志 OSRAM - OSRAM GmbH

4LS5K 数据表(HTML) 35 Page - OSRAM GmbH

Back Button 4LS5K Datasheet HTML 31Page - OSRAM GmbH 4LS5K Datasheet HTML 32Page - OSRAM GmbH 4LS5K Datasheet HTML 33Page - OSRAM GmbH 4LS5K Datasheet HTML 34Page - OSRAM GmbH 4LS5K Datasheet HTML 35Page - OSRAM GmbH 4LS5K Datasheet HTML 36Page - OSRAM GmbH 4LS5K Datasheet HTML 37Page - OSRAM GmbH 4LS5K Datasheet HTML 38Page - OSRAM GmbH 4LS5K Datasheet HTML 39Page - OSRAM GmbH Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 115 page
background image
Document Feedback
4LS
Functional Description
Datasheet
• PUBLIC
DS000542
• v3-01 • 2022-Nov-17
114
│ 34
Figure 47:
Number of Words Sent for Valid Training Sequence
Number of Outputs
VTS @ 8-Bit Mode
Each Word is 8-Bit
VTS @ 12-Bit Mode
Each Word is 12-Bit
4 Outputs (1-To-1)
1 x TSB + 11 x (TSA + TSB) = 23 Words = 23 x TMCLK
2 Outputs (2-To-1)
1 x TSB + 13 x (TSA+ TSB) = 27 Words = 27 x TMCLK
1 Output (4-To-1)
1 x TSB + 17 x (TSA + TSB) = 35 Words = 35 x TMCLK
The TS number of words will depend on the pixel timing applied, having a minimum value of three
clocks, so the LVAL low period has a minimum of 26, 30 and 38 clocks, for the readout modes of 1-
To-1, 2-To-1 and 4-To-1, respectively. This margin of three clocks has to be guaranteed in the pixel
timing, in order to avoid timing violations.
Equation 1:
������������������������������������������_������������������������������������ (������������������������������������) = ������������ + ������������������
Figure 48:
Minimum LVAL Low Period (Clocks)
Number of Outputs
VTS (clocks)
Minimum TS (clocks)
Minimum LVAL Low
Period (clocks)
4 Outputs (1-To-1)
23
3
26
2 Outputs (2-To-1)
27
3
30
1 Output (4-To-1)
35
3
38
When performing a synchronization of the serializer to the chip main clock, the phase and bit
information gathered from the training sequences must be newly acquired. If the synchronization of
the serializer is performed with each start of readout (this can be controlled over register 0x01, bit 4),
only the transmission at the beginning of each line of data should be considered as valid.
7.10
Output Mode and Data Transmission
By configuration means it is possible to reduce the number of output taps per line from 2-To-1 (half of
LVDS channels) and 4-To-1 (a quarter of LVDS channels). This permits to read the entire lines only by
two taps per line, or one tap per line, respectively. However when using this option, the readout speed
will be reduced to approximately ½ or ¼ relative to the default 1-To-1 readout mode speed (using four
output taps), respectively. It is approximate because the VTS are slightly different between readout
modes.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com