数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

4LS5K 数据表(PDF) 34 Page - OSRAM GmbH

部件名 4LS5K
功能描述  4LS15K, 4LS10K and 4LS5K Line Scan Sensors
PDF  115 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  OSRAM [OSRAM GmbH]
网页  http://www.osram.com
标志 OSRAM - OSRAM GmbH

4LS5K 数据表(HTML) 34 Page - OSRAM GmbH

Back Button 4LS5K Datasheet HTML 30Page - OSRAM GmbH 4LS5K Datasheet HTML 31Page - OSRAM GmbH 4LS5K Datasheet HTML 32Page - OSRAM GmbH 4LS5K Datasheet HTML 33Page - OSRAM GmbH 4LS5K Datasheet HTML 34Page - OSRAM GmbH 4LS5K Datasheet HTML 35Page - OSRAM GmbH 4LS5K Datasheet HTML 36Page - OSRAM GmbH 4LS5K Datasheet HTML 37Page - OSRAM GmbH 4LS5K Datasheet HTML 38Page - OSRAM GmbH Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 115 page
background image
Document Feedback
4LS
Functional Description
Datasheet
• PUBLIC
DS000542
• v3-01 • 2022-Nov-17
114
│ 33
7.9
Training Sequence / Pattern
The use of a Training Sequence/Pattern is implemented on the sensor so that the FPGA can
synchronize the receiver for the optimal centered clock edge. The period of each bit is given by the
PLL Clock Period, as shown in Figure 42, for the respective MCLK values.
The Training Sequence (TS) is defined by the use of three registers. The tables below gives a
representation of the three registers combined together to form the training sequence.
Figure 44:
Transmission of Training Sequence with 8-Bit Resolution
Word
TSA
TSB
Bit
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
Register
Training Sequence 1
Training Sequence 3
Training Sequence 2
Training Sequence 3
Register Bits
5
4
3
2
1
0
7
6
5
4
3
2
1
0
3
2
Figure 45:
Transmission of Training Sequence with 12-Bit Resolution
Word
TSA
TSB
Bit
11
10
…
5
4
3
2
1
0
11
10
…
5
4
3
2
1
0
Register
Training Sequence 1
Training Sequence 3
Training Sequence 2
Training Sequence 3
Register Bits
7
6
…
1
0
7
6
5
4
7
6
…
1
0
3
2
1
0
Figure 46 presents the transmission for the training pattern over the time, in relation to the LVAL
signal. As soon as the sensor is powered (respecting power-on-sequence), starts transmitting the
Training Sequence. The TS is always transmitted before the Valid Training Sequence (VTS) and when
the FPGA no longer requests for readout. The VTS has the same value as TS but is comprehended
between the falling edge of START_READOUT and following LVAL rising edge signals, as
represented on Figure 52 and Figure 53.
Figure 46:
Training Pattern Transmission
Pending on the transmission mode (12-bit or 8-bit at 4-To-1, 2-To-1 or 1-To-1), the VTS number of
words or clocks (each clock is equal to TMCLK) varies, as shown below. Please note that Word B is
always the first word after the START_READOUT falling edge.
Start_Readout
LVAL
Data
VTS
TS
Line Data
VTS
TS
Line Data
TS
VTS
Line Data
TS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com