数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

XCB56364PV100 数据表(PDF) 24 Page - Freescale Semiconductor, Inc

部件名 XCB56364PV100
功能描述  24-Bit Audio Digital Signal Processor
PDF  148 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

XCB56364PV100 数据表(HTML) 24 Page - Freescale Semiconductor, Inc

Back Button XCB56364PV100 Datasheet HTML 20Page - Freescale Semiconductor, Inc XCB56364PV100 Datasheet HTML 21Page - Freescale Semiconductor, Inc XCB56364PV100 Datasheet HTML 22Page - Freescale Semiconductor, Inc XCB56364PV100 Datasheet HTML 23Page - Freescale Semiconductor, Inc XCB56364PV100 Datasheet HTML 24Page - Freescale Semiconductor, Inc XCB56364PV100 Datasheet HTML 25Page - Freescale Semiconductor, Inc XCB56364PV100 Datasheet HTML 26Page - Freescale Semiconductor, Inc XCB56364PV100 Datasheet HTML 27Page - Freescale Semiconductor, Inc XCB56364PV100 Datasheet HTML 28Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 148 page
background image
Reset, Stop, Mode Select, and Interrupt Timing
DSP56364 Technical Data, Rev. 4.1
3-8
Freescale Semiconductor
21
Delay from WR assertion to interrupt request deassertion
for level sensitive fast interrupts6, 7
ns
• DRAM for all WS
(WS + 3.5)
× T
C – 10.94
• SRAM WS = 1
(WS + 3.5)
× T
C – 10.94
• SRAM WS = 2, 3
(WS + 3)
× T
C – 10.94
•SRAM WS
≥ 4
(WS + 2.5)
× T
C – 10.94
24
Duration for IRQA assertion to recover from Stop state
5.9
25
Delay from IRQA assertion to fetch of first instruction (when
exiting Stop)3, 8
• PLL is not active during Stop (PCTL Bit 17 = 0) and Stop
delay is enabled (OMR Bit 6 = 0)
PLC
× ET
C × PDF +
(128 K
− PLC/2) × T
C
1.3
13.6
ms
• PLL is not active during Stop (PCTL Bit 17 = 0) and Stop
delay is not enabled (OMR Bit 6 = 1)
PLC
× ET
C × PDF +
(23.75
± 0.5) × T
C
232.5
ns
12.3
ms
• PLL is active during Stop (PCTL Bit 17 = 1) (Implies No
Stop Delay)
(8.25
± 0.5) × T
C
77.5
87.5
ns
26
Duration of level sensitive IRQA assertion to ensure
interrupt service (when exiting Stop)3, 8
• PLL is not active during Stop (PCTL Bit 17 = 0) and Stop
delay is enabled (OMR Bit 6 = 0)
PLC
× ET
C × PDF +
(128 K
− PLC/2) × T
C
13.6
ms
• PLL is not active during Stop (PCTL Bit 17 = 0) and Stop
delay is not enabled (OMR Bit 6 = 1)
PLC
× ET
C × PDF +
(20.5
± 0.5) × T
C
12.3
ms
• PLL is active during Stop (PCTL Bit 17 = 1) (implies no
Stop delay)
5.5
× T
C
55.0
ns
27
Interrupt Requests Rate
• ESAI, SCI
12TC
120.0
ns
•DMA
8TC
—80.0
ns
IRQ, NMI (edge trigger)
8TC
—80.0
ns
IRQ, NMI (level trigger)
12TC
120.0
ns
28
DMA Requests Rate
• Data read from ESAI, SCI
6TC
—60.0
ns
• Data write to ESAI, SCI
7TC
—70.0
ns
IRQ, NMI (edge trigger)
3TC
—30.0
ns
Table 3-7 Reset, Stop, Mode Select, and Interrupt Timing1 (continued)
No.
Characteristics
Expression2
Min
Max
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com