TVP7002PZP datasheet(14/52 Pages) TI

14 / 52 page

www.ti.com

Automatic Level Control (ALC)

Analog-to-Digital Converters (ADCs)

Horizontal PLL

COAST

HSYNC

Phase

Detector

PLL Control

Bit [5:3]

PLL Control

Bit [7:6]

Phase Select

Bit [7:3]

Charge

Pump

VCO

Phase

Select

Divider

ADC

Sampling

CLK

External

Clock

PLL Divide

1:0]

Bit [1

Loop

Filter

N = 1 or 2

Post

Divider

÷N

Post Divider

Bit [0]

TVP7002

SLES206 – MAY 2007

The ALC circuit maintains the level of the signal to be set at a value which is programmed at fine offset I2C

the I2C register at subaddress 26h.

The ALC circuit needs a timing pulse generated internally but the user should program the position properly. The

ALC pulse must be positioning after the clamp pulse. The position of ALC pulse is controlled by ALC placement

I2C register at address 31h. This is available only for internal ALC pulse timing. When using an external clamp

pulse, the fine clamp and the ALC both start on the leading edge of the external clamp pulse. Therefore, it is

recommended to keep the external clamp pulse as long as possible.

All ADCs have a resolution of 10 bits and can operate up to 165 MSPS. All A/D channels receive an identical

clock from the on-chip phase-locked loop (PLL) at a frequency between 12 MHz and 165 MHz. All ADC

reference voltages are generated internally. Also the external sampling clock can be used.

The horizontal PLL generates a high-frequency internal clock used by the ADC sampling and data clocking out

to derive the pixel output frequency with programmable phase. The reference signal for this PLL is the horizontal

sync signal supplied on the HSYNC input or from extracted horizontal sync of the sync slicer block for

embedded sync signals. The horizontal PLL consisted of phase detector, charge pump, loop filter, voltage

controlled oscillator (VCO), phase select, feedback divider, and post divider. The horizontal PLL block diagram is

shown in Figure 3.

Figure 3. Horizontal PLL Block Diagram

The COAST signal is used to allow the PLL to keep running at the same frequency, in the absence of the

incoming HSYNC signal or disordered HSYNC period. This is useful during the vertical sync period, or any other

time that the HSYNC is not available.

There are several PLL controls to produce the correct sampling clock. The 12-bit feedback divider register is

programmable to select exact multiplication number to generate the pixel clock in the range of 12 MHz to

165 MHz. The 3-bit loop filter current control register is to control the charge pump current that drives the

low-pass loop filter. The applicable current values are listed in the Table 3.

Submit Documentation Feedback

TVP7002PZP 数据表(PDF) 14 Page - Texas Instruments

TVP7002PZP 数据表(HTML) 14 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

数据表下载