TVP7002PZP datasheet(20/52 Pages) TI

20 / 52 page

www.ti.com

Embedded Syncs

Output Range Limits

Power Management

TVP7002

SLES206 – MAY 2007

Standard with embedded syncs insert SAV and EAV codes into the data stream on the rising and falling edges

of AVID. These codes contain the V and F bits which also define vertical timing. Table 5 gives the format of the

SAV and EAV codes.

H equals 1 always indicates EAV. H equals 0 always indicates SAV. The alignment of V and F to the line and

field counter varies depending on the standard. The P bits are protection bits:

P3 = V xor H

P2 = F xor H

P1 = F xor V

P0 = F xor V xor H

Table 5. EAV and SAV Sequence

Y9 (MSB)

Preamble

Status

The insertion location of the SAV/EAV codes on a video line is programmable using the AVID start/stop pixel

values located at subaddresses 40h through 43h.

NOTE:

When enabled (bit 0 of subaddress 15h), embedded syncs are present in both the Y

and C outputs.

The TVP7002 provides selectable output range limits in I2C subaddress 15h:

00 = RGB coding range (Y, Cb, and Cr range from 0 to 1023) (default)

01 = Extended coding range (Y, Cb, and Cr range from 4 to 1019)

10 = ITU-R BT.601 coding range (Y ranges from 64 to 940, Cb and Cr range from 64 to 960)

11 = Reserved

NOTE:

RGB coding range not allowed with embedded syncs.

The TVP7002 supports both automatic and manual power-down modes. The automatic power-down mode can

be selected by setting bit 2 of subaddress 0Fh to logic 0.

In the automatic power-down mode, the TVP7002 powers down the ADCs, the ADC reference, and horizontal

PLL when activity is not detected on both the selected HSYNC input and the selected SOG input (VSYNC is no

longer used). The TVP7002 restores power whenever activity is detected on either the selected HSYNC input or

the selected SOG input.

The TVP7002 can also be placed in power down mode via the active high PWDN input (pin 70). When the

PWDN input is driven high, the TVP7002 powers down everything including the I2C interface and the digital

outputs are not placed in a high-impedance mode.

The TVP7002 can also be placed in a power down mode using bit 1 of register 0Fh.

Individual blocks of the TVP7002 can be independently powered down using register 2Bh.

Submit Documentation Feedback

TVP7002PZP 数据表(PDF) 20 Page - Texas Instruments

TVP7002PZP 数据表(HTML) 20 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

数据表下载