| 数据搜索系统,热门电子元器件搜索 |
|
TVP7002PZP 数据表(PDF) 22 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TVP7002PZP 数据表(HTML) 22 Page - Texas Instruments |
|
22 / 52 page ![]() www.ti.com I2C Host Interface Reset and I2C Bus Address Selection I2C Operation TVP7002 SLES206 – MAY 2007 Communication with the TVP7002 device is via an I2C host interface. The I2C standard consists of two signals, serial input/output data (SDA) line and input clock line (SCL), which carry information between the devices connected to the bus. A third signal (I2CA) is used for slave address selection. Although an I2C system can be multi-mastered, the TVP7002 can function as a slave device only. Since SDA and SCL are kept open-drain at logic high output level or when the bus is not driven, the user should connect SDA and SCL to a positive supply voltage via a pullup resistor on the board. SDA is implemented bidirectional. The slave addresses select, terminal 73 (I2CA), enables the use of two TVP7002 devices tied to the same I2C bus, as it controls the least-significant bit of the I2C device address Table 6. I2C Host Interface Terminal Description SIGNAL TYPE DESCRIPTION I2CA I Slave address selection SCL I Input clock line SDA I/O Input/output data line TVP7002 can respond to two possible chip addresses. The address selection is made at reset by an externally supplied level on the I2CA pin. The TVP7002 device samples the level of terminal 73 at power up or at the trailing edge of RESETB and configures the I2C bus address bit A0. The I2CA terminal has an internal pulldown resistor to pull the terminal low to set a zero. Table 7. I2C Host Interface Device Addresses A6 A5 A4 A3 A2 A1 A0 (I2C A) R/W HEX 1 0 1 1 1 0 0 (default) 1/0 B9h/B8h 1 0 1 1 1 0 1(1) 1/0 BBh/BAh (1) If terminal 73 is strapped to DVDD via a 2.2-k Ω resistor, I2C device address A0 is set to 1. Data transfers occur utilizing the following illustrated formats. S 10111000 ACK Subaddress ACK Send data ACK P Read from I2C control registers S 10111000 ACK Subaddress ACK S 10111001 ACK Receive data NAK P S = I2C bus Start condition P = I2C bus Stop condition ACK = Acknowledge generated by the slave NAK = Acknowledge generated by the master, for multiple byte read master with ACK each byte except last byte Subaddress = Subaddress byte Data = Data byte, if more than one byte of DATA is transmitted (read and write), the subaddress pointer is automatically incremented I2C bus address = Example shown that I2CA is in default mode; write (B8h), read (B9h). 22 Submit Documentation Feedback |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |