数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PIC18F258-E/SOSQTP 数据表(PDF) 69 Page - Microchip Technology

部件名 PIC18F258-E/SOSQTP
功能描述  28/40-Pin High-Performance, Enhanced Flash Microcontrollers with CAN Module
PDF  402 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

PIC18F258-E/SOSQTP 数据表(HTML) 69 Page - Microchip Technology

Back Button PIC18F258-E/SOSQTP Datasheet HTML 65Page - Microchip Technology PIC18F258-E/SOSQTP Datasheet HTML 66Page - Microchip Technology PIC18F258-E/SOSQTP Datasheet HTML 67Page - Microchip Technology PIC18F258-E/SOSQTP Datasheet HTML 68Page - Microchip Technology PIC18F258-E/SOSQTP Datasheet HTML 69Page - Microchip Technology PIC18F258-E/SOSQTP Datasheet HTML 70Page - Microchip Technology PIC18F258-E/SOSQTP Datasheet HTML 71Page - Microchip Technology PIC18F258-E/SOSQTP Datasheet HTML 72Page - Microchip Technology PIC18F258-E/SOSQTP Datasheet HTML 73Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 402 page
background image
© 2006 Microchip Technology Inc.
DS41159E-page 67
PIC18FXX8
REGISTER 6-1:
EECON1: EEPROM CONTROL REGISTER 1
R/W-x
R/W-x
U-0
R/W-0
R/W-x
R/W-0
R/S-0
R/S-0
EEPGD
CFGS
FREE
WRERR
WREN
WR
RD
bit 7
bit 0
bit 7
EEPGD: Flash Program or Data EEPROM Memory Select bit
1
= Access program Flash memory
0
= Access data EEPROM memory
bit 6
CFGS: Flash Program/Data EE or Configuration Select bit
1
= Access Configuration registers
0
= Access program Flash or data EEPROM memory
bit 5
Unimplemented: Read as ‘0’
bit 4
FREE: Flash Row Erase Enable bit
1
= Erase the program memory row addressed by TBLPTR on the next WR command
(cleared by completion of erase operation)
0
= Perform write only
bit 3
WRERR: Write Error Flag bit
1
= A write operation is prematurely terminated
(any MCLR or any WDT Reset during self-timed programming in normal operation)
0
= The write operation completed
Note:
When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allows
tracing of the error condition.
bit 2
WREN: Write Enable bit
1
= Allows write cycles
0
= Inhibits write to the EEPROM or Flash memory
bit 1
WR: Write Control bit
1
= Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle
(The operation is self-timed and the bit is cleared by hardware once write is complete. The
WR bit can only be set (not cleared) in software.)
0
= Write cycle to the EEPROM is complete
bit 0
RD: Read Control bit
1
= Initiates an EEPROM read
(Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared)
in software. RD bit cannot be set when EEPGD = 1.)
0
= Does not initiate an EEPROM read
Legend:
R = Readable bit
W = Writable bit
S = Settable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com