数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

PIC18F258-E/SOSQTP 数据表(PDF) 93 Page - Microchip Technology

部件名 PIC18F258-E/SOSQTP
功能描述  28/40-Pin High-Performance, Enhanced Flash Microcontrollers with CAN Module
PDF  402 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

PIC18F258-E/SOSQTP 数据表(HTML) 93 Page - Microchip Technology

Back Button PIC18F258-E/SOSQTP Datasheet HTML 89Page - Microchip Technology PIC18F258-E/SOSQTP Datasheet HTML 90Page - Microchip Technology PIC18F258-E/SOSQTP Datasheet HTML 91Page - Microchip Technology PIC18F258-E/SOSQTP Datasheet HTML 92Page - Microchip Technology PIC18F258-E/SOSQTP Datasheet HTML 93Page - Microchip Technology PIC18F258-E/SOSQTP Datasheet HTML 94Page - Microchip Technology PIC18F258-E/SOSQTP Datasheet HTML 95Page - Microchip Technology PIC18F258-E/SOSQTP Datasheet HTML 96Page - Microchip Technology PIC18F258-E/SOSQTP Datasheet HTML 97Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 93 / 402 page
background image
© 2006 Microchip Technology Inc.
DS41159E-page 91
PIC18FXX8
8.5
RCON Register
The Reset Control (RCON) register contains the IPEN
bit which is used to enable prioritized interrupts. The
functions of the other bits in this register are discussed
in more detail in Section 4.14 “RCON Register”.
REGISTER 8-13:
RCON: RESET CONTROL REGISTER
R/W-0
U-0
U-0
R/W-1
R-1
R-1
R/W-0
R/W-0
IPEN
—
—RI
TO
PD
POR
BOR
bit 7
bit 0
bit 7
IPEN: Interrupt Priority Enable bit
1
= Enable priority levels on interrupts
0
= Disable priority levels on interrupts (PIC16CXXX Compatibility mode)
bit 6-5
Unimplemented: Read as ‘0’
bit 4
RI: RESET Instruction Flag bit
For details of bit operation, see Register 4-3.
bit 3
TO: Watchdog Time-out Flag bit
For details of bit operation, see Register 4-3.
bit 2
PD: Power-down Detection Flag bit
For details of bit operation, see Register 4-3.
bit 1
POR: Power-on Reset Status bit
For details of bit operation, see Register 4-3.
bit 0
BOR: Brown-out Reset Status bit
For details of bit operation, see Register 4-3.
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com