数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

WM8994ECS/R 数据表(PDF) 217 Page - Cirrus Logic

部件名 WM8994ECS/R
功能描述  Multi-channel Audio Hub CODEC for Smartphones
PDF  363 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

WM8994ECS/R 数据表(HTML) 217 Page - Cirrus Logic

Back Button WM8994ECS/R Datasheet HTML 213Page - Cirrus Logic WM8994ECS/R Datasheet HTML 214Page - Cirrus Logic WM8994ECS/R Datasheet HTML 215Page - Cirrus Logic WM8994ECS/R Datasheet HTML 216Page - Cirrus Logic WM8994ECS/R Datasheet HTML 217Page - Cirrus Logic WM8994ECS/R Datasheet HTML 218Page - Cirrus Logic WM8994ECS/R Datasheet HTML 219Page - Cirrus Logic WM8994ECS/R Datasheet HTML 220Page - Cirrus Logic WM8994ECS/R Datasheet HTML 221Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 217 / 363 page
background image
WM8994
Rev 4.6
217
4-WIRE (SPI) CONTROL MODE
The 4-wire control interface uses the CS
¯¯ , SCLK, SDA and SDOUT pins.
The SDOUT function must be enabled on one of the GPIO pins (see “General Purpose Input/Output”).
The Data Output pin, SDOUT, can be configured as CMOS or
‘Wired OR’, as described in Table 118.
In CMOS mode, SDOUT is driven low when not outputting register data bits. In
‘Wired OR’ mode,
SDOUT is undriven (high impedance) when not outputting register data bits.
In Write operations (R/W=0), this mode is the same as 3-wire mode described above.
In Read operations (R/W=1), the SDA pin is ignored following receipt of the valid register address.
SDOUT is driven by the WM8994.
When SPI Continuous Read mode is enabled (SPI_CONTRD = 1), the WM8994 will readback from
incremental register addresses as long as CS
¯¯ is held low and SCLK is toggled. In this mode, the
WM8994 will increment the readback address after the first 32 clock cycles, and will output data from
the next register address, and successive register addresses, MSB first, for as long as CS
¯¯ is held low
and SCLK is toggled.
An internal pull-down resistor is enabled by default on the CS
¯¯ /ADDR pin; this can be configured using
the CSNADDR_PD register bit described in Table 118.
The 4-wire control mode timing is illustrated in Figure 80 and Figure 81.
A14
A13
A12
A2
A1
SDA
SCLK
15-bit control register address
16-bit control register data
SDOUT
A0
X
X
X
X
X
X
X
B15
B14
B13
B2
B0
B2
B1
R/W
CS
Figure 80 4-Wire Readback (CMOS)
A14
A13
A12
A2
A1
SDA
SCLK
15-bit control register address
16-bit control register data
SDOUT
A0
X
X
X
X
X
X
B15
B14
B13
B2
B0
B1
R/W
CS
undriven
undriven
Figure 81 4-Wire Readback (Wired-
‘OR’)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com