数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

68HC05PL4 数据表(PDF) 36 Page - Freescale Semiconductor, Inc

部件名 68HC05PL4
功能描述  Industry standard 8-bit M68HC05 CPU core
PDF  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

68HC05PL4 数据表(HTML) 36 Page - Freescale Semiconductor, Inc

Back Button 68HC05PL4 Datasheet HTML 32Page - Freescale Semiconductor, Inc 68HC05PL4 Datasheet HTML 33Page - Freescale Semiconductor, Inc 68HC05PL4 Datasheet HTML 34Page - Freescale Semiconductor, Inc 68HC05PL4 Datasheet HTML 35Page - Freescale Semiconductor, Inc 68HC05PL4 Datasheet HTML 36Page - Freescale Semiconductor, Inc 68HC05PL4 Datasheet HTML 37Page - Freescale Semiconductor, Inc 68HC05PL4 Datasheet HTML 38Page - Freescale Semiconductor, Inc 68HC05PL4 Datasheet HTML 39Page - Freescale Semiconductor, Inc 68HC05PL4 Datasheet HTML 40Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 98 page
background image
GENERAL RELEASE SPECIFICATION
April 30, 1998
RESETS
MC68HC05PL4
5-4
REV 2.0
Use the following formula to calculate the COP time-out period:
COP Time-out Period = (prescaler x 256 x 8) ÷ fBUS
where prescaler is the Timer8 prescaler value
The clock input to the watchdog system is derived from the output of the Timer8,
therefore a reset or preset of Timer8 may affect the COP watchdog time-out
period.
The COP Watchdog reset will assert the pulldown device to pull the RESET pin
low for 3-4 cycles of the internal bus clock.
The COP reset can be enable or disable by the COPON bit in MISCR. The MISCR
is in Figure 5-5.
COPON — COP On
Since the COP Watchdog system is derived from the 8-bit Timer system, the
T8EN bit in the Timer8 Control and Status register (bit3 of $0D) must be set for
COPON bit to have any affect.
COPON can be set to enable the COP watchdog system. Once set, the watch-
dog system cannot be disabled other than by a power-on reset or external
reset. After a reset the COPON bit is cleared and the COP watchdog system is
disabled.
1 = COP Watchdog enabled.
0 = COP Watchdog disabled.
NOTE
The COP Watchdog system is not designed to operate in STOP mode, therefore it
should be disabled before entering STOP mode by clearing the COPON bit.
Entering STOP mode with COP watchdog enabled will cause an internal reset of
the MCU.
5.3.3 Illegal Address Reset
An opcode fetch from an address that is not in the ROM (locations $0E00–$1DFF
and $1FF0-$1FFF) or the RAM (locations $0020–$011F) generates an illegal
address reset. The illegal address reset will assert the pulldown device to pull the
RESET pin low for 3-4 cycles of the internal bus clock.
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
MICSR R
IRQEN
IRQS
TCMPEN TCAPEN
LED
COPON
POR
$001C W
RESET
00000000
Figure 5-5. Miscellaneous Control and Status Register (MICSR)
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com