68HC05PL4 datasheet(75/98 Pages) FREESCALE

75 / 98 page

April 30, 1998

GENERAL RELEASE SPECIFICATION

MC68HC05PL4

INSTRUCTION SET

REV 2.0

12-7

12.1.13 Bit Manipulation Instructions

The CPU can set or clear any writable bit in the rst 256 bytes of memory. Port

registers, port data direction registers, timer registers, and on-chip RAM locations

are in the rst 256 b ytes of memory. The CPU can also test and branch based on

the state of any bit in any of the rst 256 memory locations. Bit manipulation

instructions use direct addressing. Table 12-4 lists these instructions.

12.1.14 Control Instructions

These register reference instructions control CPU operation during program

execution. Control instructions, listed in Table 12-5, use inherent addressing.

Table 12-4. Bit Manipulation Instructions

Instruction

Mnemonic

Clear Bit

BCLR

Branch if Bit Clear

BRCLR

Branch if Bit Set

BRSET

Set Bit

BSET

Table 12-5. Control Instructions

Instruction

Mnemonic

Clear Carry Bit

CLC

Clear Interrupt Mask

CLI

No Operation

NOP

Reset Stack Pointer

RSP

Return from Interrupt

RTI

Return from Subroutine

RTS

Set Carry Bit

SEC

Set Interrupt Mask

SEI

Stop Oscillator and Enable IRQ Pin

STOP

Software Interrupt

SWI

Transfer Accumulator to Index Register

TAX

Transfer Index Register to Accumulator

TXA

Stop CPU Clock and Enable Interrupts

WAIT

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

68HC05PL4 数据表(PDF) 75 Page - Freescale Semiconductor, Inc

68HC05PL4 数据表(HTML) 75 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98

数据表下载