 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
68HC05PL4 数据表(PDF) 39 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
68HC05PL4 数据表(HTML) 39 Page - Freescale Semiconductor, Inc |
|
|
39 / 98 page  April 30, 1998 GENERAL RELEASE SPECIFICATION MC68HC05PL4 RESETS REV 2.0 5-7 5.5 RESET CHARACTERISTICS Table 5-1. Reset Characteristics Figure 5-6. Stop Recovery Timing Diagram Characteristic Symbol Min Typ Max Unit POR Recovery Voltage2 VPOR 0 — 100 mV POR VDD Slew Rate2 Rising2 Falling2 SVDDR SVDDF — — — — 0.1 0.05 V/ms V/ms RESET Pulse Width (when bus clock active) tRL 1.5 — — tCYC RESET Pulldown Pulse Width (from internal reset) tRPD 3—4 tCYC Note: 1. +2.0 ≤ VDD ≤ +4.0 V, VSS = 0 V, TL ≤ TA ≤ TH, unless otherwise noted 2. By design, not tested. PCH NEW 1FFE tRL OSC11 RESET Internal Clock3 Internal Address Bus3 4096 NOTES: 1. Represents the internal gating of the OSC1 pin 2. Normal delay of 4064 tCYC 3. Internal timing signal and data information not available externally. Internal Data Bus3 1FFF NEW PCH NEW PCL PCL NEW code O p Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
