数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

68HC05PL4 数据表(PDF) 73 Page - Freescale Semiconductor, Inc

部件名 68HC05PL4
功能描述  Industry standard 8-bit M68HC05 CPU core
PDF  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

68HC05PL4 数据表(HTML) 73 Page - Freescale Semiconductor, Inc

Back Button 68HC05PL4 Datasheet HTML 69Page - Freescale Semiconductor, Inc 68HC05PL4 Datasheet HTML 70Page - Freescale Semiconductor, Inc 68HC05PL4 Datasheet HTML 71Page - Freescale Semiconductor, Inc 68HC05PL4 Datasheet HTML 72Page - Freescale Semiconductor, Inc 68HC05PL4 Datasheet HTML 73Page - Freescale Semiconductor, Inc 68HC05PL4 Datasheet HTML 74Page - Freescale Semiconductor, Inc 68HC05PL4 Datasheet HTML 75Page - Freescale Semiconductor, Inc 68HC05PL4 Datasheet HTML 76Page - Freescale Semiconductor, Inc 68HC05PL4 Datasheet HTML 77Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 98 page
background image
April 30, 1998
GENERAL RELEASE SPECIFICATION
MC68HC05PL4
INSTRUCTION SET
REV 2.0
12-5
12.1.11 Read-Modify-Write Instructions
These instructions read a memory location or a register, modify its contents, and
write the modi ed v alue back to the memory location or to the register. The test for
negative or zero instruction (TST) is an exception to the read-modify-write
sequence because it does not write a replacement value. Table 12-2 lists the
read-modify-write instructions.
12.1.12 Jump/Branch Instructions
Jump instructions allow the CPU to interrupt the normal sequence of the program
counter. The unconditional jump instruction (JMP) and the jump to subroutine
instruction (JSR) have no register operand. Branch instructions allow the CPU to
interrupt the normal sequence of the program counter when a test condition is
met. If the test condition is not met, the branch is not performed. All branch
instructions use relative addressing.
Bit test and branch instructions cause a branch based on the state of any
readable bit in the rst 256 memor y locations. These three-byte instructions use a
combination of direct addressing and relative addressing. The direct address of
the byte to be tested is in the byte following the opcode. The third byte is the
signed offset byte. The CPU nds the conditional br anch destination by adding the
Table 12-2. Read-Modify-Write Instructions
Instruction
Mnemonic
Arithmetic Shift Left
ASL
Arithmetic Shift Right
ASR
Clear Bit in Memory
BCLR
Set Bit in Memory
BSET
Clear
CLR
Complement (One’s Complement)
COM
Decrement
DEC
Increment
INC
Logical Shift Left
LSL
Logical Shift Right
LSR
Negate (Two’s Complement)
NEG
Rotate Left through Carry Bit
ROL
Rotate Right through Carry Bit
ROR
Test for Negative or Zero
TST
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com