数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SLAS366 数据表(PDF) 31 Page - Texas Instruments

部件名 SLAS366
功能描述  Low Power CMOS, 16-Bit, 26-KSPS Codec With Smart Time Division Multiplexed (SMARTDM™) Serial Port
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI2 [Texas Instruments]
网页  https://www.ti.com
标志 TI2 - Texas Instruments

SLAS366 数据表(HTML) 31 Page - Texas Instruments

Back Button SLAS366 Datasheet HTML 27Page - Texas Instruments SLAS366 Datasheet HTML 28Page - Texas Instruments SLAS366 Datasheet HTML 29Page - Texas Instruments SLAS366 Datasheet HTML 30Page - Texas Instruments SLAS366 Datasheet HTML 31Page - Texas Instruments SLAS366 Datasheet HTML 32Page - Texas Instruments SLAS366 Datasheet HTML 33Page - Texas Instruments SLAS366 Datasheet HTML 34Page - Texas Instruments SLAS366 Datasheet HTML 35Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 58 page
background image
4–3
4.4
Control Register 4
D7
D6
D5
D4
D3
D2
D1
D0
FSDIV
MNP
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
NOTE: R = Read, W = Write
Table 4–4. Control Register 4 Bit Summary
BIT
NAME
RESET
VALUE
FUNCTION
D7
FSDIV
0
Frame sync division factor
FSDIV = 0 To write value of P to bits D2-D0 and value of N to bits D6-D3
FSDIV = 1 To write value of M to bits D6-D0
D6–D0
MNP
Divider values of M,N, and P to be used in junction with the FSDIV bit for calculation of FS frequency according
to the formula FS = MCLK / (16xMxNxP)
M = 1,2,
…,128 Determined by D6-D0 with FSDIV = 1
D7-D0 = 10000000 M = 128
D7-D0 = 10000001 M = 1
D7-D0 = 11111111
M = 127
N = 1,2,
…,16 Determined by D6-D3 with FSDIV = 0
D7-D0 = 00000xxx N = 16
D7-D0 = 00001xxx N = 1
D7-D0 = 01111xxx
N = 15
P = 1,2,
…,8
Determined by D2-D0 with FSDIV = 0
D7-D0 = 0xxxx000 P = 8
D7-D0 = 0xxxx001 P = 1
D7-D0 = 0xxxx111
P = 7
NOTES:
1. It takes 2 sampling periods to update new values of M,N, and P.
2. In register read operation, first read receives N and P values and second read receives M value.
3. M(default) = 16, N(default) = 6, P(default) = 8
4. If P = 8, the device enters the coarse sampling mode as described in Section 3.1 Operating Frequencies
4.5
Control Register 5A
D7
D6
D5
D4
D3
D2
D1
D0
0
0
ADGAIN
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
NOTE: R = Read, W = Write
Table 4–5. Control Register 5A Bit Summary
BIT
NAME
RESET
VALUE
FUNCTION
D7-D6
Control
Register 5A
00
ADC programmable gain amplifier
D5-D0
ADGAIN
101010
A/D converter gain (see Table 4–6)
NOTES:
5. In register read operation, first read receives ADC gain value, second read receives DAC gain value, third read receives register
5C contents, and fourth read receives register 5D contents.
6. PGA default value = 101010b (0dB) for both ADC and DAC.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com