AMC7832IPAPR datasheet(38/74 Pages) TI2

38 / 74 page

GPIOn

ENABLE

GPIOn Bit

(when reading)

GPIOn Bit

(when writing)

IOVDD

48k

AMC7832

SLAS836 – MARCH 2014

www.ti.com

8.3.5 General Purpose I/Os

The AMC7832 includes eight General Purpose I/O (GPIO) terminals, each with an internal 48-k

Ω pull-up resistor

to IOVDD. The GPIO[0-3] terminals have dual functionality and can be programmed as either bidirectional digital

I/O terminals or interrupt signals in the GPIO Configuration register (address 0x12). The GPIO[4-7] terminals are

dedicated GPIOs.

Table 4. Dual Functionality GPIO Pins

DEFAULT PIN NAME

ALTERNATIVE PIN NAME

ALTERNATIVE FUNCTIONALITY

GPIO0

ALARMIN

DAC clear control signal.

GPIO1

ALARMOUT

Global alarm output.

GPIO2

ADCTRIG

External ADC conversion trigger.

GPIO3

DAV

ADC data available indicator.

The GPIOs can receive an input or produce an output. When the GPIO acts as an output its status is determined

by the corresponding GPIO bit in the GPIO Register (address 0x7A).

To use a GPIO terminal as an input, the corresponding GPIO bit in the GPIO Register must be set to '1'. When a

GPIO terminal acts as input, the digital value on the terminal is acquired by reading the corresponding GPIO bit.

After a power-on reset or any forced reset, all GPIO bits are set to '1', and the GPIO terminals have a 48-k

input impedance to IOVDD.

Figure 52. AMC7832 GPIO Pin

Submit Documentation Feedback

Product Folder Links: AMC7832

AMC7832IPAPR 数据表(PDF) 38 Page - Texas Instruments

AMC7832IPAPR 数据表(HTML) 38 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74

数据表下载