| 数据搜索系统,热门电子元器件搜索 |
|
AMC7832IPAPR 数据表(PDF) 47 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
AMC7832IPAPR 数据表(HTML) 47 Page - Texas Instruments |
|
47 / 74 page ![]() AMC7832 www.ti.com SLAS836 – MARCH 2014 Table 22. Register name: DAC Clear Enable 0 – Address: 0x18, Default: 0x00 (READ/WRITE) REGISTER DEFAULT ADDRESS BIT NAME DESCRIPTION NAME VALUE DAC Clear 0x18 7 CLREN-C1 This register determines which DACs go into clear state when a 0 Enable 0 clear event is detected as configured in the DAC-CLEAR- 6 CLREN-C0 0 SOURCE registers. 5 CLREN-B7 0 If CLRENn = '1', DAC_n is forced into a clear state with a clear event. 4 CLREN-B6 0 If CLRENn = '0', a clear event does not affect the state of 3 CLREN-A11 0 DAC_n. 2 CLREN-A10 0 1 CLREN-A9 0 0 CLREN-A8 0 Table 23. Register name: DAC Clear Enable 1 – Address: 0x19, Default: 0x00 (READ/WRITE) REGISTER DEFAULT ADDRESS BIT NAME DESCRIPTION NAME VALUE DAC Clear 0x19 7:4 Reserved Reserved for factory use All zeros Enable 1 3 CLREN-D5 This register determines which DACs go into clear state when a 0 clear event is detected as configured in the DAC-CLEAR- 2 CLREN-D4 0 SOURCE registers. 1 CLREN-D3 0 If CLRENn = '1', DAC_n is forced into a clear state with a clear event. 0 CLREN-D2 0 If CLRENn = '0', a clear event does not affect the state of DAC_n. 8.5.5 DAC Clear And ALARMOUT Source Select: Address 0x1A – 0x1D Table 24. Register name: Register name: DAC Clear Source 0 – Address: 0x1A, Default: 0x00 (READ/WRITE) REGISTER DEFAULT ADDRESS BIT NAME DESCRIPTION NAME VALUE DAC Clear 0x1A 7:5 Reserved Reserved for factory use 000 Source 0 4 ADC16-ALR-CLR This register selects which alarm forces DACs into a clear state, 0 regardless of which DAC operation mode is active, auto or 3 ADC15-ALR-CLR 0 manual. In order for DAC_n to go into clear mode, it must be 2 ADC14-ALR-CLR 0 enabled in the DAC Clear Enable registers. 1 ADC13-ALR-CLR 0 0 ADC12-ALR-CLR 0 Table 25. Register name: Register name: DAC Clear Source 1 – Address: 0x1B, Default: 0x00 (READ/WRITE) REGISTER DEFAULT ADDRESS BIT NAME DESCRIPTION NAME VALUE DAC Clear 0x1B 7:4 Reserved Reserved for factory use 0000 Source 1 3 ALARMIN-ALR This register selects which alarm forces DACs into a clear state, 0 regardless of which DAC operation mode is active, auto or 2 THERM-ALR 0 manual. In order for DAC_n to go into clear mode, it must be 1 LT-HIGH-ALR 0 enabled in the DAC Clear Enable registers. 0 LT-LOW-ALR 0 Copyright © 2014, Texas Instruments Incorporated Submit Documentation Feedback 47 Product Folder Links: AMC7832 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |