AMC7836IPAPRG4 datasheet(27/91 Pages) TI2

27 / 91 page

Resistor String

DAC output

DAC

Buffer

UPDATE

command

DAC

Active

WRITE

READ

Clear State

(register or alarm-

generated)

0x000

DAC

Output Range

Configuration

READBACK bit

AVSS

AVCC

5»

6 × AVSS

Clamp State

(reset event or

DAC power down)

Clamp

Offset

Serial Interface DAC Data Register

AMC7836

www.ti.com

SLAS986D – NOVEMBER 2014 – REVISED FEBRUARY 2018

Product Folder Links: AMC7836

Submit Documentation Feedback

Feature Description (continued)

Figure 49. DAC Block Diagram

7.3.1.1.1

Auto-Range Detection

After power-on or a reset event the output range for each DAC group is set automatically by the voltage present

in the corresponding AVSS pin (AVEE, AVSSB, AVSSC or AVSSD). When the AVSS voltage of a DAC group is lower

than the threshold value, AVSSTH, the output for that DAC group is automatically configured to the –10 to 0 V

range. Conversely, if the DAC group AVSS voltage is higher than AVSSTH, the DAC-group output is automatically

set to the 0 to 5 V range. The auto-range detector results for each DAC group are stored in the general status

In addition to a power-on or reset event, the auto-range detector is also enabled by a register write to the DAC

power down registers (address 0xB2 through 0xB3) or the device configuration register (address 0x02).

Although the initial output-range setting is determined by the auto-range detector, the output range for each

DAC-group can be afterwards configured to any of the available output ranges (–10 to 0 V, –5 to 0 V, 0 to 5 V, or

0 to 10 V) through the DAC range registers (address 0x1E through 0x1F).

NOTE

The power-on-reset and clamp-voltage value of each DAC group is set by the

corresponding AVSS pin and is independent of the DAC output range. In some

applications, matching the clamp-voltage setting to the operating voltage range is

imperative. For those applications, the recommended connections for the AVSS pin are:

AGND for the positive output ranges, in which case the clamp voltage is 0 V; a negative

supply voltage with a lower value than the minimum DAC output voltage (–5 V or –10 V)

for the selected negative output range, in which case the unloaded clamp voltage is

determined by the value of the negative supply voltage (see Figure 50).

Although not a recommended operating condition, the device allows a DAC group to

operate in a positive output range even if its clamp voltage is negative (AVSS connected to

a negative supply voltage).

AMC7836IPAPRG4 数据表(PDF) 27 Page - Texas Instruments

AMC7836IPAPRG4 数据表(HTML) 27 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

数据表下载