数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

AMC7836IPAPRG4 数据表(PDF) 69 Page - Texas Instruments

部件名 AMC7836IPAPRG4
功能描述  AMC7836 High-Density, 12-Bit Analog Monitor and Control Solution With Multichannel ADC, Bipolar DACs, Temperature Sensor, and GPIO Ports
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI2 [Texas Instruments]
网页  https://www.ti.com
标志 TI2 - Texas Instruments

AMC7836IPAPRG4 数据表(HTML) 69 Page - Texas Instruments

Back Button AMC7836IPAPRG4 Datasheet HTML 65Page - Texas Instruments AMC7836IPAPRG4 Datasheet HTML 66Page - Texas Instruments AMC7836IPAPRG4 Datasheet HTML 67Page - Texas Instruments AMC7836IPAPRG4 Datasheet HTML 68Page - Texas Instruments AMC7836IPAPRG4 Datasheet HTML 69Page - Texas Instruments AMC7836IPAPRG4 Datasheet HTML 70Page - Texas Instruments AMC7836IPAPRG4 Datasheet HTML 71Page - Texas Instruments AMC7836IPAPRG4 Datasheet HTML 72Page - Texas Instruments AMC7836IPAPRG4 Datasheet HTML 73Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 91 page
background image
69
AMC7836
www.ti.com
SLAS986D – NOVEMBER 2014 – REVISED FEBRUARY 2018
Product Folder Links: AMC7836
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
7.6.13.2 DAC Clear 1 Register (address = 0xB1) [reset = 0x00]
Figure 110. DAC Clear 1 Register (R/W)
7
6
5
4
3
2
1
0
CLR-D15
CLR-D14
CLR-D13
CLR-D12
CLR-C11
CLR-C10
CLR-C9
CLR-C8
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
Table 58. DAC Clear 1 Register Field Descriptions
Bit
Field
Type
Reset
Description
7
CLR-D15
R/W
0
This register uses software to force the DAC into a clear state.
If CLRn = 1, DAC_n is forced into a clear state.
If CLRn = 0, DAC_n is restored to normal operation.
6
CLR-D14
R/W
0
5
CLR-D13
R/W
0
4
CLR-D12
R/W
0
3
CLR-C11
R/W
0
2
CLR-C10
R/W
0
1
CLR-C9
R/W
0
0
CLR-C8
R/W
0
7.6.13.3 Power-Down 0 Register (address = 0xB2) [reset = 0x00]
Figure 111. Power-Down 0 Register (R/W)
7
6
5
4
3
2
1
0
PDAC-B7
PDAC-B6
PDAC-B5
PDAC-B4
PDAC-A3
PDAC-A2
PDAC-A1
PDAC-A0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
Table 59. Power-Down 0 Register Field Descriptions
Bit
Field
Type
Reset
Description
7
PDAC-B7
R/W
0
After power-on or reset, all bits in the power-down register are
cleared to 0, and all the components controlled by this register
are either powered-down or off. The power-down register allows
the host to manage the AMC7836 power dissipation. When not
required, any of the DACs can be put into clamp mode and the
ADC and internal reference into an inactive low-power mode to
reduce current drain from the supply. The bits in the power-down
register control this power-down function. Set the respective bit
to 1 to activate the corresponding function.
6
PDAC-B6
R/W
0
5
PDAC-B5
R/W
0
4
PDAC-B4
R/W
0
3
PDAC-A3
R/W
0
2
PDAC-A2
R/W
0
1
PDAC-A1
R/W
0
0
PDAC-A0
R/W
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com