数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AMC7836IPAPRG4 数据表(PDF) 6 Page - Texas Instruments

部件名 AMC7836IPAPRG4
功能描述  AMC7836 High-Density, 12-Bit Analog Monitor and Control Solution With Multichannel ADC, Bipolar DACs, Temperature Sensor, and GPIO Ports
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI2 [Texas Instruments]
网页  https://www.ti.com
标志 TI2 - Texas Instruments

AMC7836IPAPRG4 数据表(HTML) 6 Page - Texas Instruments

Back Button AMC7836IPAPRG4 Datasheet HTML 2Page - Texas Instruments AMC7836IPAPRG4 Datasheet HTML 3Page - Texas Instruments AMC7836IPAPRG4 Datasheet HTML 4Page - Texas Instruments AMC7836IPAPRG4 Datasheet HTML 5Page - Texas Instruments AMC7836IPAPRG4 Datasheet HTML 6Page - Texas Instruments AMC7836IPAPRG4 Datasheet HTML 7Page - Texas Instruments AMC7836IPAPRG4 Datasheet HTML 8Page - Texas Instruments AMC7836IPAPRG4 Datasheet HTML 9Page - Texas Instruments AMC7836IPAPRG4 Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 91 page
background image
6
AMC7836
SLAS986D – NOVEMBER 2014 – REVISED FEBRUARY 2018
www.ti.com
Product Folder Links: AMC7836
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
Pin Functions (continued)
PIN
DESCRIPTION
NAME
NO.
I/O
DAC_C8
51
O
DAC group C. These DAC channels share the same range and clamp voltage.
DAC_C9
52
O
DAC_C10
54
O
DAC_C11
55
O
DAC_D12
58
O
DAC group D. These DAC channels share the same range and clamp voltage.
DAC_D13
59
O
DAC_D14
61
O
DAC_D15
62
O
DGND
64
I
Digital ground. This pin is the ground reference point for all digital circuitry on the device.
Ideally, the analog and digital grounds should be at the same potential (GND) and must not
differ by more than ±0.3 V.
DVDD
63
I
Digital supply voltage (4.7 V to 5.5 V). This pin must have the same value as the AVDD pin.
GPIO0/ALARMIN
7
I/O
General-purpose digital I/O 0 (default). This pin is a bidirectional digital input/output (I/O) with
an internal 48-k
Ω pullup resistor to the IOVDD pin. Alternatively the pin can be set to operate
as the digital input ALARMIN which is an active-low alarm-control signal. If unused this pin can
be left floating.
GPIO0/ALARMOUT
8
I/O
General purpose digital I/O 1 (default). This pin is a bidirectional digital I/O with an internal 48-
k
Ω pullup resistor to the IOVDD pin. Alternatively the pin can be set to operate as ALARMOUT
which is an open drain global alarm output. This pin goes low (active) when an alarm event is
detected. If unused this pin can be left floating.
GPIO2/ADCTRIG
9
I/O
General purpose digital I/O 2 (default). This pin is a bidirectional digital I/O with internal 48-k
pullup resistor to the IOVDD pin. Alternatively the pin can be set to operate as ADCTRIG which
is an active-low external conversion trigger. The falling edge of this pin begins the sampling
and conversion of the ADC. If unused this pin can be left floating.
GPIO3/DAV
10
I/O
General purpose digital I/O 3 (default). This pin is a bidirectional digital I/O with internal 48-k
pullup resistor to the IOVDD pin. Alternatively the pin can be set to operate as DAV which is an
active-low data-available indicator output. In direct mode, the DAV pin goes low (active) when
the conversion ends. In auto mode, a 1-µs pulse (active low) appears on this pin when a
conversion cycle finishes. The DAV pin remains high when deactivated. If unused this pin can
be left floating.
GPIO4
11
I/O
General purpose digital I/O. These pins are bidirectional digital I/Os with an internal 48-k
pullup resistor to the IOVDD pin. If unused these pins can be left floating.
GPIO5
12
I/O
GPIO6
13
I/O
GPIO7
14
I/O
IOVDD
1
I
I/O supply voltage (1.8 V to 5.5 V). This pin sets the I/O operating voltage and threshold levels.
The voltage on this pin must not be greater than the value of the DVDD pin.
LV_ADC16
39
I
General purpose analog inputs. These channels are used for general monitoring. The input
range of these pins is 0 to 2 × Vref.
LV_ADC17
38
I
LV_ADC18
37
I
LV_ADC19
36
I
LV_ADC20
35
I
REF_CMP
49
O
Internal-reference compensation-capacitor connection. Connect a 4.7-μF capacitor between
this pin and the AGND2 pin.
RESET
2
I
Active-low reset input. Logic low on this pin causes the device to perform a hardware reset.
SCLK
5
I
Serial interface clock.
SDI
4
I
Serial-interface data input. Data is clocked into the input shift register on each rising edge of
the SCLK pin.
SDO
3
O
Serial-interface data output. The SDO pin is in high impedance when the CS pin is high. Data
is clocked out of the input shift register on each falling edge of the SCLK pin.
Thermal Pad
I
The thermal pad is located on the bottom-side of the device package. The thermal pad should
be tied to the same potential as the AVEE pin or left disconnected.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com