| 数据搜索系统,热门电子元器件搜索 |
|
STM32F427AI 数据表(PDF) 146 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F427AI 数据表(HTML) 146 Page - STMicroelectronics |
|
146 / 240 page ![]() Electrical characteristics STM32F427xx STM32F429xx 146/240 DS9405 Rev 12 Figure 40. SPI timing diagram - master mode I2S interface characteristics Unless otherwise specified, the parameters given in Table 64 for the I2S interface are derived from tests performed under the ambient temperature, fPCLKx frequency, and VDD supply voltage conditions summarized in Table 17, with the following configuration: • Output speed is set to OSPEEDRy[1:0] = 10 • Capacitive load C = 30 pF • Measurement points are done at CMOS levels: 0.5VDD Refer to Section 6.3.17: I/O port characteristics for more details on the input/output alternate function characteristics (CK, SD, WS). MSv72626V1 th(MI) tc(SCK) tw(SCKH) tw(SCKL) tsu(MI) NSS input CPHA=0 CPOL=0 CPHA=0 CPOL=1 MOSI output MISO input First bit OUT Last bit OUT Next bits OUT First bit IN Last bit IN Next bits IN CPHA=1 CPOL=0 CPHA=1 CPOL=1 High tv(MO) th(MO) Table 64. I2S dynamic characteristics(1) Symbol Parameter Conditions Min Max Unit fMCK I2S Main clock output - 256x8K 256xFs(2) MHz fCK I2S clock frequency Master data: 32 bits - 64xFs MHz Slave data: 32 bits - 64xFs DCK I2S clock frequency duty cycle Slave receiver 30 70 % |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |