数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

SERCON410B 数据表(PDF) 24 Page - STMicroelectronics

部件名 SERCON410B
功能描述  SERCOS INTERFACE CONTROLLER
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

SERCON410B 数据表(HTML) 24 Page - STMicroelectronics

Back Button SERCON410B Datasheet HTML 20Page - STMicroelectronics SERCON410B Datasheet HTML 21Page - STMicroelectronics SERCON410B Datasheet HTML 22Page - STMicroelectronics SERCON410B Datasheet HTML 23Page - STMicroelectronics SERCON410B Datasheet HTML 24Page - STMicroelectronics SERCON410B Datasheet HTML 25Page - STMicroelectronics SERCON410B Datasheet HTML 26Page - STMicroelectronics SERCON410B Datasheet HTML 27Page - STMicroelectronics SERCON410B Datasheet HTML 28Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 34 page
background image
CONTROL REGISTER ADDRESSES (Continued)
A6-1
Bit
Name
R/W
Value
Function
6H
0-15
EN0_INT_n
R/W
0
1
Interrupt flag does not activate INT0
Interrupt flag activates INT0
Bit assignment same as for address 4H
7H
0-15
EN0_INT_n
R/W
0
1
Interrupt flag does not activate INT0
Interrupt flag activates INT0
Bit assignment same as for address 5H
8H
0-15
EN1_INT_n
R/W
0
1
Interrupt flag does not activate INT1
Interrupt flag activates INT1
Bit assignment same as for address 4H
9H
0-15
EN1_INT_n
R/W
0
1
Interrupt flag does not activate INT1
Interrupt flag activates INT1
Bit assignment same as for address 5H
OAH
0-7
PHAS0
R/W
Phase for MST transmit (master) or MST
receive (slave) (reset value = 0FFH)
8-15
PHAS1
R/W
Phase for MST receive (slave)
(reset value = 0FFH)
OBH
0-7
PHASREC
R
Phase information of received MST
8-15
RECADR
R
Address of receive telegram
0CH
0
MSTEN
R/W
0
1
MST is not transmitted or received
MST is transmitted or received (SERCOS
interface mode)
1
MSTMASTER
R/W
0
1
Receive MST (SERCOS interface slave)
Transmit and receive MST (SERCOS
interface master)
2
COMBLK0
R/W
0
1
When phase = PHAS0 transmission block 0
is processed
When phase = PHAS0 transmission block 1
is processed
3
COMBLK1
R/W
0
1
When phase = PHAS1 transmission block 0
is processed
When phase = PHAS1 transmission block 1
is processed
4
CON_CLK
R
Level at CON_CLK pin
5
ENCONCLK
R/W
0
1
CON_CLK pin doesn’t become active
CON_CLK pin becomes active from TINT0 to
TINT1
6
POLCONCLK
R/W
0
1
Signal at CON_CLK is 1-active
Signal at CON_CLK is 0-active
7
CYC_CLK
R
Level at CYC_CLK pin
8
ENCYCCLK
R/W
0
1
CYC_CLK pin does not trigger timing control
CYC_CLK pin triggers timing control after
TCYCSTART
®
SERCON410B
20/30



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com