ST10C167 datasheet(14/65 Pages) STMICROELECTRONICS

14 / 65 page

ST10C167

14/65

VII - INTERRUPT SYSTEM

The interrupt response time for internal program

execution is from 200ns to 480ns.

The ST10C167 architecture supports several

mechanisms for fast and flexible response to ser-

vice requests that can be generated from various

sources internal or external to the microcontroller.

Any of these interrupt requests can be serviced by

the Interrupt Controller or by the Peripheral Event

Controller (PEC).

In contrast to a standard interrupt service where

the current program execution is suspended and

a branch to the interrupt vector table is performed,

just one cycle is ‘stolen’ from the current CPU

activity to perform a PEC service. A PEC service

implies a single Byte or Word data transfer

between any two memory locations with an addi-

tional increment of either the PEC source or the

destination pointer. An individual PEC transfer

counter is implicitly decremented for each PEC

service except when performing in the continuous

transfer mode. When this counter reaches zero, a

standard interrupt is performed to the correspond-

ing source related vector location. PEC services

are very well suited, for example, for supporting

the transmission or reception of blocks of data.

The ST10C167 has 8 PEC channels each of

which offers such fast interrupt-driven data trans-

fer capabilities.

A interrupt control register which contains an

interrupt request flag, an interrupt enable flag and

an interrupt priority bitfield is dedicated to each

existing interrupt source. Thanks to its related

of sixteen interrupt priority levels. Once starting to

be processed by the CPU, an interrupt service

can only be interrupted by a higher prioritized

service

request.

For

the

standard

interrupt

processing, each of the possible interrupt sources

has a dedicated vector location.

Fast external interrupt inputs are provided to ser-

vice

external

interrupts

with

high

precision

requirements. These fast interrupt inputs feature

programmable edge detection (rising edge, falling

edge or both edges).

Software interrupts are supported by means of the

‘TRAP’ instruction in combination with an individ-

ual trap (interrupt) number.

Table 2 shows all the available ST10C167 inter-

rupt

sources

and

the

corresponding

hard-

ware-related

interrupt

flags,

vectors,

vector

locations and trap (interrupt) numbers :

Table 2 : Interrupt sources

Source of Interrupt or PEC

Service Request

Request

Flag

Enable

Flag

Interrupt

Vector

Location

Trap

Number

CAPCOM Register 0

CC0IR

CC0IE

CC0INT

00’0040h

10h

CAPCOM Register 1

CC1IR

CC1IE

CC1INT

00’0044h

11h

CAPCOM Register 2

CC2IR

CC2IE

CC2INT

00’0048h

12h

CAPCOM Register 3

CC3IR

CC3IE

CC3INT

00’004Ch

13h

CAPCOM Register 4

CC4IR

CC4IE

CC4INT

00’0050h

14h

CAPCOM Register 5

CC5IR

CC5IE

CC5INT

00’0054h

15h

CAPCOM Register 6

CC6IR

CC6IE

CC6INT

00’0058h

16h

CAPCOM Register 7

CC7IR

CC7IE

CC7INT

00’005Ch

17h

CAPCOM Register 8

CC8IR

CC8IE

CC8INT

00’0060h

18h

CAPCOM Register 9

CC9IR

CC9IE

CC9INT

00’0064h

19h

CAPCOM Register 10

CC10IR

CC10IE

CC10INT

00’0068h

1Ah

CAPCOM Register 11

CC11IR

CC11IE

CC11INT

00’006Ch

1Bh

CAPCOM Register 12

CC12IR

CC12IE

CC12INT

00’0070h

1Ch

CAPCOM Register 13

CC13IR

CC13IE

CC13INT

00’0074h

1Dh

CAPCOM Register 14

CC14IR

CC14IE

CC14INT

00’0078h

1Eh

CAPCOM Register 15

CC15IR

CC15IE

CC15INT

00’007Ch

1Fh

CAPCOM Register 16

CC16IR

CC16IE

CC16INT

00’00C0h

30h

CAPCOM Register 17

CC17IR

CC17IE

CC17INT

00’00C4h

31h

ST10C167 数据表(PDF) 14 Page - STMicroelectronics

ST10C167 数据表(HTML) 14 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

数据表下载