数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST10C167 数据表(PDF) 42 Page - STMicroelectronics

部件名 ST10C167
功能描述  16-BIT MCU WITH 32K BYTE ROM
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST10C167 数据表(HTML) 42 Page - STMicroelectronics

Back Button ST10C167 Datasheet HTML 38Page - STMicroelectronics ST10C167 Datasheet HTML 39Page - STMicroelectronics ST10C167 Datasheet HTML 40Page - STMicroelectronics ST10C167 Datasheet HTML 41Page - STMicroelectronics ST10C167 Datasheet HTML 42Page - STMicroelectronics ST10C167 Datasheet HTML 43Page - STMicroelectronics ST10C167 Datasheet HTML 44Page - STMicroelectronics ST10C167 Datasheet HTML 45Page - STMicroelectronics ST10C167 Datasheet HTML 46Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 65 page
background image
ST10C167
42/65
XX.4.1 - Definition of internal timing
The internal operation of the ST10C167 is
controlled by the internal CPU clock fCPU. Both
edges of the CPU clock can trigger internal (e.g.
pipeline) or external (e.g. bus cycles) operations.
The specification of the external timing (AC
Characteristics) therefore depends on the time
between two consecutive edges of the CPU clock,
called “TCL” periods (see Figure 11).
The CPU clock signal can be generated by
different mechanisms. The duration of TCL
periods and their variation (and also the derived
external timing) depends on the mechanism used
to generate fCPU. This influence must be regarded
when calculating the timings for the ST10C167.
The
example
for PLL
operation
shown
in
Figure 11 refers to a PLL factor of 4.
The mechanism used to generate the CPU clock
is selected during reset by the logic levels on pins
P0.15-13 (P0H.7-5).
XX.4.2 - Clock generation modes
Table 18
shows
the
association
of
the
combinations
of
these
three
bits
with
the
respective clock generation mode.
Notes 1. The external clock input range refers to a CPU clock range of 10...25MHz.
2. The maximum frequency depends on the duty cycle of the external clock signal.
Figure 11 : Generation mechanisms for the CPU clock
Table 17 : CPU Frequency Generation
P0.15-13
(P0H.7-5)
CPU Frequency fCPU =fXTAL xF
External Clock Input Range 1
Notes
111
FXTAL x 4
2.5 to 6.25MHz
Default configuration
110
FXTAL x 3
3.33 to 8.33MHz
101
F
XTAL x 2
5 to 12.5MHz
100
FXTAL x 5
2 to 5MHz
011
FXTAL x 1
1 to 25MHz
Direct drive 2
010
FXTAL x 1.5
6.66 to 16.6MHz
001
FXTAL / 2
2 to 50MHz
CPU clock via prescaler
000
FXTAL x 2.5
4 to 10MHz
TCL TCL
TCL TCL
fCPU
fXTAL
fCPU
fXTAL
Phase locked loop operation
Direct Clock Drive
TCL
TCL
fCPU
fXTAL
Prescaler Operation
XX - ELECTRICAL CHARACTERISTICS (continued)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com