ST10C167 datasheet(59/65 Pages) STMICROELECTRONICS

59 / 65 page

ST10C167

59/65

XX - ELECTRICAL CHARACTERISTICS (continued)

Notes 1. Cycle as programmed, including MCTC waitstates (Example shows 0 MCTC WS).

2. The leading edge of the respective command depends on RW-delay.

3. READY sampled HIGH at this sampling point generates a READY controlled wait state, READY sampled LOW at this sampling

point terminates the currently running bus cycle.

4. READY may be deactivated in response to the traili ng (rising) edge of the corresponding command (RD or WR).

5. If the Asynchronous READY signal does not fulfill the indicated setup and hold times with respect to CLKOUT (e.g. because

CLKOUT is not enabled), it must fulfill t 37 in order to be safely synchronized. This is guaranteed, if READY is removed in response

to the command (see Note 4)).

6. Multiplexed bus modes have a MUX waitstate added after a bus cycle, and an additional MTTC waitstate may be inserted here.

For a multiplexed bus with MTTC waitstate this delay is 2 CLKOUT cycles, for a demultiplexed bus without MTTC waitstate this delay

is zero.

7. The next external bus cycle may start here.

Figure 22 : CLKOUT and READY

CLKOUT

ALE

t30

t34

Sync

READY

t35

t36

t35

t36

Async

READY

t58

t59

t58

t59

waitstate

READY

MUX/Tristate 6)

t32

t33

t29

Running cycle 1)

t31

t37

Command

RD, WR

t604)

ST10C167 数据表(PDF) 59 Page - STMicroelectronics

ST10C167 数据表(HTML) 59 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

数据表下载

链接网址

ST10C167 数据表(PDF) 59 Page - STMicroelectronics

ST10C167 数据表(HTML) 59 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

数据表 下载

链接网址

数据表下载