ST10C167 datasheet(41/65 Pages) STMICROELECTRONICS

41 / 65 page

ST10C167

41/65

Notes 1. VAIN may exceed VAGND or VAREF up to the absolute maximum ratings. However, the conversion result in these cases will be

X000H or X3FFH, respectively.

During the sample time the input capacitance CI can be charged/dischargedby the external source. The internal resistance of the

analog source must allow the capacitance to reach its final voltage level within tS. After the end of the sample time tS, changes of the

analog input voltage have no effect on the conversionresult. Values for the sample clock tSC depend on programming and can be taken

from the table above.

3. This parameter includes the sample time tS, the time for determining the digital result and the time to load the result register with

the conversion result. Values for the conversion clock tCC depend on programming and can be taken from the table above.

4. This parameter is fixed by ADC control logic.

5. TUE is tested at VAREF = 5.0V, VAGND = 0V, VCC = 4.9V. It is guaranteed by design characterization for all other voltages within the

defined voltage range. The specified TUE is guaranteed only if an overload condition (see IOV specification) occurs on maximum of

2 not selected analog input pins and the absolute sum of input overload currents on all analog input pins does not exceed 10mA.

During the reset calibration sequence the maximum TUE may be

±4 LSB.

6. During the conversion the ADC’s capacitance must be repeatedly charged or discharged. The internal resistance of the reference

voltage source must allow the capacitance to reach its respective voltage level within tCC. The maximum internal resistance results

from the programmed conversion timing.

7. Partially tested, guaranteed by design characterization.

Sample time and conversion time of the ST10C167’s ADC are programmable. The table below should be

used to calculate the above timings.

XX.4 - AC characteristics

Test waveforms

ADCON.15|14 (ADCTC)

Conversion clock tCC

ADCON.13|12 (ADSTC)

Sample clock tSC

TCL * 24

tCC

Reserved, do not use

tCC *2

TCL * 96

tCC *4

TCL * 48

tCC *8

Figure 9 : Input output waveforms

Figure 10 : Float waveforms

2.4V

0.45V

Test Points

0.2VDD+0.9

0.2VDD-0.1

AC inputs during testing are driven at 2.4V for a logic ‘1’ and 0.4V for a logic ‘0’.

Timing measurements are made at VIH min for a logic ‘1’ and VIL max for a logic ‘0’.

Timing

Reference

Points

VLoad +0.1V

VLoad -0.1V

VOH -0.1V

VOL +0.1V

VLoad

VOL

VOH

For timing purposes a port pin is no longer floating when VLOAD changes of ±100mV.

It begins to float when a 100mV change from the loaded VOH/VOL level occurs (IOH/IOL = 20mA).

XX - ELECTRICAL CHARACTERISTICS (continued)

ST10C167 数据表(PDF) 41 Page - STMicroelectronics

ST10C167 数据表(HTML) 41 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

数据表下载