| 数据搜索系统,热门电子元器件搜索 |
|
ST7263B 数据表(PDF) 119 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7263B 数据表(HTML) 119 Page - STMicroelectronics |
|
119 / 132 page ![]() ST7263B 119/132 13.11 8-BIT ADC CHARACTERISTICS Subject to general operating conditions for VDD, fOSC, and TA unless otherwise specified. Figure 78. Typical Application with ADC Notes: 1. Unless otherwise specified, typical data are based on TA=25°C and VDD-VSS=5V. They are given only as design guide- lines and are not tested. 2. When VDDA and VSSA pins are not available on the pinout, the ADC refer to VDD and VSS. 3. Any added external serial resistor will downgrade the ADC accuracy (especially for resistance greater than 10k Ω). Data based on characterization results, not tested in production. 4. The stabilization time of the AD converter is masked by the first tLOAD. The first conversion after the enable is then always valid. Symbol Parameter Conditions Min Typ 1) Max Unit fADC ADC clock frequency 4 MHz VAIN Conversion range voltage 2) VSSA VDDA V RAIN External input resistor 10 3) k Ω CADC Internal sample and hold capacitor 6 pF tSTAB Stabilization time after ADC enable fCPU=8MHz, fADC=2MHz 0 4) µs tADC Conversion time (Sample+Hold) 6 - Sample capacitor loading time - Hold conversion time 4 8 1/fADC AINx ST72XXX CIO ~2pF VDD IL ±1 µA VT 0.6V VT 0.6V VAIN RAIN VDDA VSSA 0.1 µF VDD ADC |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |