| 数据搜索系统,热门电子元器件搜索 |
|
ST75C540 数据表(PDF) 18 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST75C540 数据表(HTML) 18 Page - STMicroelectronics |
|
18 / 84 page ![]() V - FUNCTIONAL DESCRIPTION (continued) 102 103 VSPK1 (V RMS) Distortion Rx Softclipping and Distortion 0 2 4 6 8 10 12 (mV RMS) D (%) 103 102 10 V MIC2 (mVRMS) Figure 7 : SPK1 Distortion versus RxA POWER SPEC1 POWER SPEC2 64Avg 64Avg 0%Ovlp 0%Ovlp Ftop Ftop 0.0 0.0 dBm RMS V2 dB RMS Vv2 -80.0 -80.0 Fxd Y O Hz 5k Line Tx Speaker Output Note : Acoustic echo from speaker to microphone input with no local speech. Receiving speech on line input. Figure 8 : Speaker and Line Tx Power Spectrums V.3.13 - Low Power Mode Sleep state can be attained by a SLEEPcommand. When in sleep mode, the dual port RAM is unavail- able and the clocks are disabled. Wh en enter ing th e low pow er mod e, th e ST75C530/540stops its oscillator, all the peripher- als of the DSP core are stopped in order to reduce the power consumption. The dual port RAM is made inaccessible. The ST75C530/540 can be awakened by a hard- ware reset, a RING signal or a dummy write at any location in the dual port RAM. There is a maximum time of 20ms to restart the oscillator after waking up and an additional 5ms after the interrupt to be able to accept any com- mand coming from the host. V.3.14 - Reset After a hardware reset, or an INIT command, the ST75C530/540 clears all its internal memories, clears the whole dual port RAM and starts to initial- ize the delta sigma analog converters. As soon as t he se i n it ia l izat i on s ar e c om pl ete d, t he ST75C530/540 generates an interrupt IT6 (com- mand acknoledge) and is programmed to send and receive tones, the sample clock are programmed to 9600Hz. The total duration of the reset sequence is about 5ms. After that time the ST75C530/540 is readyto executecommands sent by the host micro- controller. The duration of the reset signal should be greater than 700ns. V.4 - Modem Interface V.4.1 - Analog Interface Refer to Block Diagram on page 7. V.4.2 - General I/O and Relay Interface 16 pins are dedicated to the general I/O port. Two are dedicated to Relaydriver. The equivalent sche- matic is as follows : see Figure 9. Q D GIO0[x] IODIR0[x] IODATA0[x] (write) IODATA0[x] (read) Q D RELAY[y] IORELAY[y] (write) IORELAY[y] (read) RGND N Figure 9 ST75C530 - ST75C540 18/84 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |