数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STLC5048 数据表(PDF) 17 Page - STMicroelectronics

部件名 STLC5048
功能描述  FULLY PROGRAMMABLE FOUR CHANNEL CODEC AND FILTER
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STLC5048 数据表(HTML) 17 Page - STMicroelectronics

Back Button STLC5048 Datasheet HTML 13Page - STMicroelectronics STLC5048 Datasheet HTML 14Page - STMicroelectronics STLC5048 Datasheet HTML 15Page - STMicroelectronics STLC5048 Datasheet HTML 16Page - STMicroelectronics STLC5048 Datasheet HTML 17Page - STMicroelectronics STLC5048 Datasheet HTML 18Page - STMicroelectronics STLC5048 Datasheet HTML 19Page - STMicroelectronics STLC5048 Datasheet HTML 20Page - STMicroelectronics STLC5048 Datasheet HTML 21Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 45 page
background image
17/45
STLC5048
TA7..0 and TB7..0, contents of PCHKA and PCHKB registers, define the minimum duration of input A and B to
generate interrupt; spurious transitions shorter than the programmed value are ignored.
The time width can be calculated according to the formula:
Time - Width A = (TA7..0)*64
µs
Time - Width B = (TB7..0)*64
µs
If PCHKA/B is programmed to 00h the persistency check is not performed and any detected transition will gen-
erate interrupt.
All the inputs, with or without persistency check, are sampled with a repetition rate of 32
µs.
Interrupt Register (INT)
Addr=10h; Reset Value=00h
Read Only
In dynamic I/O configuration the ID3..0 bits latch the interrupt request from the related channel (SLIC). Any sin-
gle bit IDn is cleared after reading related I/O register or by setting MCn bit High (i.e. when channel n is disabled
to generate interrupt).
In static I/O configuration ID0 and ID2 bits latch the interrupt request from I/O11..0 and CS3..0 respectively:
ID0: is set High when the interrupt is requested from any the I/O11..0 lines.
ID2: is set High when the interrupt is requested from any the CS3..0 (configured as I/O).
ID0 and ID2 are cleared after reading related I/O register.
ID1 and ID3 are don’t care.
ITV = 1: If the interrupt has been generated by time-out violation on the MCU serial interface.
IPCM = 1: When transmit PCM data reading/writing test is enabled an interrupt is generated every time valid
data are available (RRD bit set to 1) or must be written (WRD bit set to 1). The interrupt is cleared after reading/
writing the data in the PCMRD/PCMWD register via the MCU interface.
ICKF = 1: If the interrupt has been generated by a clock failure on PCM port (MCLK).
The INT register is cleared after reading operation only if signals (alarm cause) are inactive.
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
R/W
0
001010
TA7
TA6
TA5
TA4
TA3
TA2
TA1
TA0
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
R/W
0
001011
TB7
TB6
TB5
TB4
TB3
TB2
TB1
TB0
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
10
010000
ITV
IPCM
ICKF
ID3
ID2
ID1
ID0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com