 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
STLC5411FN 数据表(PDF) 27 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STLC5411FN 数据表(HTML) 27 Page - STMicroelectronics |
|
|
27 / 72 page  Table 3: Network-to-NT 2B1Q Superframe Technique and Overhead Bit Assignments. FRAMING 2B+D Overhead Bits (M1-M6) Quat Positions 1-9 10-117 118s 118m 119s 119m 120s 120m Bit Positions 1-18 19-234 235 236 237 238 239 240 Super Basic Frame Frame # # Sync Word 2B+D M1 M2 M3 M4 M5 M6 A 1 ISW 2B+D eoca1 eoca2 eoca3 act 1 1 2 SW 2B+D eocdm eoci1 eoci2 dea 1 febe 3 SW 2B+D eoci3 eoci4 eoci5 1 crc1 crc2 4 SW 2B+D eoci6 eoci7 eoci8 1 crc3 crc4 5 SW 2B+D eoca1 eoca2 eoca3 1 crc5 crc6 6 SW 2B+D eocdm eoci1 eoci2 1 crc7 crc8 7 SW 2B+D eoci3 eoci4 eoci5 uoa crc9 crc10 8 SW 2B+D eoci6 eoci7 eoci8 aib crc11 crc12 B,C,... NT-to-Network superframe delay offset from Network-to-NT superframe by 60 ± 2 quats (about 0.75 ms). All bits than the Sync Word are scrambled. Symbols & Abbreviations: ”1” reserve = reserved bit for future standard; set = 1 act activation bit eoc embedded operations channel a = address bit dm = data/message indicator i = information (data/message) crc cyclic redundancy check: covers 2B+D & M4 1 = most significant bit 2 = next most significant bit etc SW synchronization word febe far end block error bit (set = 0 for errored superframe) ISW inverted synchronization word dea deactivation bit (set = 0 to announce deactivation) s sign bit (first) in quat uoa u only activation bit (set = 1 to activate S/T) m magnitude bit (second) in quat aib alarm indication bit (set = 0 to indicate interruption) Table 2: 2B1Q Encoding of 2B+ D Fields. Data Time → BI Bg D Bit Pair b11b12 b13 b14 b15 b16 b17 b18 b21b22 b23 b24 b25 b26 b27 b28 d1d2 Quat # (relative) q1 q2 q3 q4 q5 q6 q7 q8 q9 # Bits 8 8 2 # Quats 4 4 1 Where: b11 = first bit of B1 octet as received at the S/T interface b18 = last bit of BI octet as received at the S/T interface b21 = first bit of B2 octet as received at the S/T interface b28 = last bit of B2 octet as received at the S/T interface d1 d2 = consecutive D-channel bits (d1 is first bit of pair as received at the S/T interface) qi = ith quat relative to start of given 18-bit 2B+D data field. NOTE: There are 12 2B+D 18-bit fields per 1.5 msec basic frame. STLC5411 27/72 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
